


Tanner Consulting & Engineering Services  
Presenting

## **MAMIS035DL Digital Low Power Standard Cell Library For Mosis AMI 0.5μ Sub-micron Process**

**Revision A**



**mAMIs 0.5μ**

## **TANNER CES GENERAL TERMS & CONDITIONS**

### **Liability**

All designs will be implemented under the Client's front-end specification. Our contracted engineering services are accomplished for the Client on a best effort basis. Quality assurance is achieved by arriving at a common understanding of the nature of the Project among the engineers and managers at the Client operation and at Tanner CES. Tanner Research is not liable for the functionality, quality, or performance of the Client's future Projects using components produced as part of the contracted work. Tanner Research is not liable if the Client chooses to use our recommended design or application methodologies. If prototype chips are delivered, the process vendors do not generally guarantee yield, quality, or performance of their products. Neither does Tanner Research extend any warranty to the contracted design and its fabricated results.

### **Non-Disclosure Agreement**

**Non-disclosure agreements (NDAs) serve the following purposes.**

- Signed between the Client and Tanner Research, the NDA protects Client's original concept, status, and intentions in current and future product development and manufacturing.
- Signed between the Client and Tanner Research, the NDA protects Tanner Research' specific technologies, IC libraries, building blocks and methodologies that are developed prior to the Client Project, or developed specifically for the Client application.
- Specific non-disclosure or non-distribution conditions may be added to the Statement of Work for individual Client Projects. These conditions do not replace or supercede any previously signed NDA; rather they serve as additional constraints to the NDA.
- During or at the end of the Client Project, if we communicate with a process vendor or receive fabricated parts from a process vendor which will be forwarded to the Client, we assume that the Client is also a current customer of the vendor. We may request Client to provide a proof of its NDA with the vendor before any such communication or transaction.

### **Ownership of Work Results**

The Client owns the delivered version and the fabricated version of the work results from a contracted Client Project. These results are subject to the following re-distribution conditions:

- The Client agrees to use the work results only in its own Projects or products, as developed by the Client and on the Client's own site.
- The Client will not distribute copies of the delivered data files and documents (such as design, libraries, process technology setups, design flows and methodologies, software utilities, etc.) to any third parties or to any other Client site, with the following two exceptions:

Exception 1: If applicable, results can be delivered to the Government Agency sponsoring the Client Project, if such delivery is negotiated as part of the Client Project. During contract negotiations, the Client shall inform Tanner Research about such a delivery and receive advance agreement from us for the contents to be disclosed.

Exception 2: If applicable, results can be incorporated into published academic research or presented for academic purposes. During contract negotiation, the Client shall inform Tanner Research about such a presentation and receive advanced agreement from us for the contents to be disclosed.

Any other exceptions shall be specified in a written document signed by both the Client and Tanner Research.

Tanner Research does not own the original design and application concepts from the Client. We agree not to disclose the Client's proprietary design and applications information. However, we shall distinguish the following items that remain the property of Tanner Research:

- The methodology used through the development of the Client Project, or that we planned for Client to apply the Project's results, are usually either common knowledge in the industry or specific methods invented by Tanner Research. Using or adopting these methodologies in the Client Project does not institute the Client's ownership to these methodologies.
- Client does not own Tanner Research's general-purpose building elements (such as cell libraries, building blocks, IO pad cells, etc.) that we utilize in a contracted Project. These building elements are Tanner Research's current design resources that are widely used internally and/or distributed as commercial products. Using these building elements does not institute the Client's ownership of them.

### **Protect Tanner Research's Engineering Resources**

**Through the entire Client Project cycle, starting from bid and proposal to the end of the Project, the Client will contact various engineering resources within Tanner Research. These resources may include Tanner Research's employees and its associates (subcontracting firms or individuals). The Client agrees not to recruit or hire any of these individuals or contract with any firms during the three years following Project completion.**



## Table of Contents

2x2 Input AND-OR Gate:	AO22
2x2 Input AND-NOR Gate:	AOI22
1X-Drive Non-Inverting Buffer:	BUF1
4X-Drive Non-Inverting Buffer:	BUF4
Buffer Clock Left:	BUFCLKL
Buffer Clock Right:	BUFCLKR
4X-Drive Inverter:	BUFI4
Buffer Reset Left:	BUFRSTL
Buffer Reset Right:	BUFRSTR
Tri-State Inverter:	BUFZ
Bus Clock Left:	BUSCLKL
Bus Clock Right:	BUSCLKR
Bus Reset Left:	BUSRSTL
Bus Reset Right:	BUSRSTR
D Flip-Flop:	DFF_S
D Flip-Flop With Asynchronous Clear:	DFFC_S
D Flip-Flop With Preset:	DFFP_S
D Flip-Flop With Preset & Asynchronous Clear:	DFFPC_S
Inverter:	INV
Dual Inverter:	INV2
Tri-State Inverter:	INVZ
Latch:	LAT
Latch With Clear:	LATC
Latch With Preset:	LATP
Latch With Preset & Clear:	LATPC
2-Input Multiplexer:	MUX2
2-Input NAND Gate:	NAND2
2-Input NAND Gate With Complementary Output:	NAND2C
3-Input NAND Gate:	NAND3
3-Input NAND Gate With Complementary Output:	NAND3C


4-Input NAND Gate:	NAND4
4-Input NAND Gate With Complementary Output:	NAND4C
2-Input NOR Gate:	NOR2
2-Input NOR Gate With Complementary Output:	NOR2C
3-Input NOR Gate:	NOR3
3-Input NOR Gate With Complementary Output:	NOR3C
4-Input NOR Gate:	NOR4
4-Input NOR Gate With Complementary Output:	NOR4C
Schmitt Trigger Inverter:	SINV
2-Input Exclusive-NOR Gate:	XNOR2
2-Input Exclusive-OR Gate:	XOR2
Buffer Input Port:	PORTBUFI
Buffer Output Port:	PORTBUFO
Ground Port:	PORTGND
Input / Output Port:	PORTIO
Ring Corner Port:	PORTRC
VDD Port:	PORTVDD

## 2X2 Input AND-OR

AO22

### Description: 2 X 2 Input AND-OR Gate

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                Module: AO22  
Mapping Macros: GateSim:        File: TannerLb\scmos\scmos.tdb  
    Cell: AO22  
    TannerLb\nettran\scmos\scms2sim.mac  
    TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																						
	<table border="1"><thead><tr><th>A*B</th><th>C*D</th><th>Out</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>X</td><td>1</td></tr><tr><td>X</td><td>1</td><td>1</td></tr></tbody></table>	A*B	C*D	Out	0	0	0	1	X	1	X	1	1	<table border="1"><thead><tr><th></th><th>Ci(fF)</th></tr></thead><tbody><tr><td>A</td><td>6.953</td></tr><tr><td>B</td><td>6.953</td></tr><tr><td>C</td><td>6.953</td></tr><tr><td>D</td><td>6.953</td></tr></tbody></table>		Ci(fF)	A	6.953	B	6.953	C	6.953	D	6.953
A*B	C*D	Out																						
0	0	0																						
1	X	1																						
X	1	1																						
	Ci(fF)																							
A	6.953																							
B	6.953																							
C	6.953																							
D	6.953																							

Height	Width	Area	Equivalent Gate	Drive
53 λ	57 λ	3021 λ <sup>2</sup>	2.5	1X

### Logic Equation


$$\text{Out} = (A \times B) + (C \times D)$$

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_{pd0} \rightarrow 1 \dots 135 + 780 \times C[\text{OUT}]$$

$$T_{pd1} \rightarrow 0 \dots 92 + 790 \times C[\text{OUT}]$$



Description: 2 X 2 Input AND-NOR Gate

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
 Tanner.TIB.Samples  
 Schematic: S-Edit                  File: TannerLb\scmos\scmos.sdb  
 Mask layout: L-Edit                Module: AOI22  
 Mapping Macros: GateSim:        File: TannerLb\scmos\scmos.tdb  
 L-Edit/SPR:                      Cell: AOI22  
 TannerLb\nettran\scmos\scms2sim.mac  
 TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																						
	<table border="1"> <thead> <tr> <th>A*B</th> <th>C*D</th> <th>Out</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>X</td> <td>0</td> </tr> <tr> <td>X</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	A*B	C*D	Out	0	0	1	1	X	0	X	1	0	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>6.953</td> </tr> <tr> <td>B</td> <td>6.953</td> </tr> <tr> <td>C</td> <td>6.953</td> </tr> <tr> <td>D</td> <td>6.953</td> </tr> </tbody> </table>		Ci(fF)	A	6.953	B	6.953	C	6.953	D	6.953
A*B	C*D	Out																						
0	0	1																						
1	X	0																						
X	1	0																						
	Ci(fF)																							
A	6.953																							
B	6.953																							
C	6.953																							
D	6.953																							

Height	Width	Area	Equivalent Gate	Drive
53 λ	41 λ	2173 λ <sup>2</sup>	2	1X

Logic Equation


$$\text{Out} = (\overline{A} \times \overline{B}) + (\overline{C} \times \overline{D})$$

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$Tpd0 \rightarrow 1 \dots 60 + 822 \times C[\text{OUT}]$$

$$Tpd1 \rightarrow 0 \dots 97 + 1084 \times C[\text{OUT}]$$




## Non-Inverting Buffer

BUF1

### Description: Non-Inverting Buffer

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                          File: Tanner.TIB.Samples  
    TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                          Module: Buf1  
    TannerLb\scmos\scmos.tdb  
Mapping Macros: GateSim:                 File: TannerLb\nettran\scmos\scms2sim.mac  
    TannerLb\nettran\scmos\scms2tpr.mac  
    L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance										
	<table border="1"><thead><tr><th>A</th><th>Out</th></tr></thead><tbody><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></tbody></table>	A	Out	0	0	1	1	<table border="1"><thead><tr><th></th><th>C<sub>i</sub>(fF)</th></tr></thead><tbody><tr><td>A</td><td>6.953</td></tr></tbody></table>		C <sub>i</sub> (fF)	A	6.953
A	Out											
0	0											
1	1											
	C <sub>i</sub> (fF)											
A	6.953											

Height	Width	Area	Equivalent Gate	Drive
53 λ	25 λ	1325 λ <sup>2</sup>	1	1X

### Logic Equation

Out = A

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$


Tpd0 → 1.....31 + 537 × C[OUT]

Tpd1 → 0.....31 + 567 × C[OUT]

## Non-Inverting Buffer

## Layout

## BUF1



## 4X-Drive Buffer

BUF4

### Description: 4X-Non-Inverting Buffer

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                Module: BUF4  
Mapping Macros: GateSim:        File: TannerLb\scmos\scmos.tdb  
                                      Cell: BUF4  
                                      TannerLb\nettran\scmos\scms2sim.mac  
                                      TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance								
	<table border="1"><thead><tr><th>A</th><th>Out</th></tr></thead><tbody><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></tbody></table>	A	Out	0	0	1	1	<table border="1"><thead><tr><th>Ci(fF)</th></tr></thead><tbody><tr><td>A 6.953</td></tr></tbody></table>	Ci(fF)	A 6.953
A	Out									
0	0									
1	1									
Ci(fF)										
A 6.953										

Height	Width	Area	Equivalent Gate	Drive
53 λ	50 λ	2650 λ <sup>2</sup>	2.5	4X

### Logic Equation


Out = A

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

Tpd0 → 1.....49 + 156 × C[OUT]

Tpd1 → 0.....49 + 167 × C[OUT]




## Buffer Clock Left

BUFCLKL

### Description: Buffer Clock Left

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: Tanner.TIB.Samples  
                                       Module: BUFCLKL  
Mask layout: L-Edit                File: TannerLb\scmos\scmos.tdb  
                                      Cell: BUFCLKL  
Mapping Macros: GateSim:        TannerLb\nettran\scmos\scms2sim.mac  
                                      L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance						
 BufClk_Left	<table border="1"><thead><tr><th>CLK</th><th>OUT</th></tr></thead><tbody><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></tbody></table>	CLK	OUT	0	0	1	1	N/A
CLK	OUT							
0	0							
1	1							


Height	Width	Area	Equivalent Gate	Drive
53 $\lambda$	25.5 $\lambda$	1351.5 $\lambda^2$	N/A	N/A

### Logic Equation

Out = CLK

### Delay Characteristics:

N/A




## Buffer Clock Right

BUFCLKR

### Description: Buffer Clock Right

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: Tanner.TIB.Samples  
                                       Module: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                File: TannerLb\scmos\scmos.tdb  
                                      Cell: BUFCLKR  
Mapping Macros: GateSim:        TannerLb\nettran\scmos\scms2sim.mac  
                                      L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance						
 BufClk_Right	<table border="1"><thead><tr><th>CLK</th><th>OUT</th></tr></thead><tbody><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></tbody></table>	CLK	OUT	0	0	1	1	N/A
CLK	OUT							
0	0							
1	1							


Height	Width	Area	Equivalent Gate	Drive
53 $\lambda$	25.5 $\lambda$	1351.5 $\lambda^2$	N/A	N/A

### Logic Equation

Out = CLK

### Delay Characteristics:

N/A




## 4X-Drive Inverter

BUFI4

### Description: 4X-Non-Inverting Buffer

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit Module: BUFI4  
Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance										
	<table border="1"><thead><tr><th>A</th><th>Out</th></tr></thead><tbody><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></tbody></table>	A	Out	0	1	1	0	<table border="1"><thead><tr><th>A</th><th>Ci(fF)</th></tr></thead><tbody><tr><td></td><td>27.811</td></tr></tbody></table>	A	Ci(fF)		27.811
A	Out											
0	1											
1	0											
A	Ci(fF)											
	27.811											

Height	Width	Area	Equivalent Gate	Drive
53 λ	41 λ	2173 λ <sup>2</sup>	2	4X

### Logic Equation


$$\text{Out} = \overline{A}$$

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_{pd0} \rightarrow 1 \dots 14 + 138 \times C[\text{OUT}]$$

$$T_{pd1} \rightarrow 0 \dots 16 + 141 \times C[\text{OUT}]$$




## Buffer Reset Left

BUFRSTL

### Description: Buffer Reset Left

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: Tanner.TIB.Samples  
                                       Module: BUFRSTL  
Mask layout: L-Edit                File: TannerLb\scmos\scmos.tdb  
                                      Cell: BUFRSTL  
Mapping Macros: GateSim:        TannerLb\nettran\scmos\scms2sim.mac  
                                      L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance						
 BufRst_Left	<table border="1"><thead><tr><th>RST</th><th>OUT</th></tr></thead><tbody><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></tbody></table>	RST	OUT	0	0	1	1	N/A
RST	OUT							
0	0							
1	1							

Height	Width	Area	Equivalent Gate	Drive
53 $\lambda$	25 $\lambda$	1325 $\lambda^2$	N/A	N/A

### Logic Equation

Out = RST


### Delay Characteristics:

N/A

**Buffer Reset Left**

**Layout**

**BUFRSTL**




## Buffer Reset Right

BUFRSTR

### Description: Buffer Reset Right

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: Tanner.TIB.Samples  
                                       Module: BUFRSTR  
Mask layout: L-Edit                File: TannerLb\scmos\scmos.tdb  
                                      Cell: BUFRSTR  
Mapping Macros: GateSim:        TannerLb\nettran\scmos\scms2sim.mac  
                                      L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance						
	<table border="1"><thead><tr><th>RST</th><th>OUT</th></tr></thead><tbody><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></tbody></table>	RST	OUT	0	0	1	1	N/A
RST	OUT							
0	0							
1	1							


Height	Width	Area	Equivalent Gate	Drive
53 $\lambda$	25 $\lambda$	1325 $\lambda^2$	N/A	N/A

### Logic Equation

Out = RST

### Delay Characteristics:

N/A




## Tri-State Buffer

BUFZ

### Description: Tri-State Buffer

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit Module: BUFZ  
Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																		
	<table border="1"><thead><tr><th>OEB</th><th>A</th><th>Out</th></tr></thead><tbody><tr><td>1</td><td>X</td><td>Z</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr></tbody></table>	OEB	A	Out	1	X	Z	0	0	0	0	1	1	<table border="1"><thead><tr><th></th><th>Ci(fF)</th></tr></thead><tbody><tr><td>OEB</td><td>13.905</td></tr><tr><td>A</td><td>6.953</td></tr></tbody></table>		Ci(fF)	OEB	13.905	A	6.953
OEB	A	Out																		
1	X	Z																		
0	0	0																		
0	1	1																		
	Ci(fF)																			
OEB	13.905																			
A	6.953																			

Height	Width	Area	Equivalent Gate	Drive
53 λ	59 λ	3127 λ <sup>2</sup>	2.5	1X

### Logic Equation

Out = A

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

Tr.....94 + 805 × C[OUT]


Tf.....89 + 787 × C[OUT]

Tzh.....36 + 87 × C[OUT]

Tzl.....22 + 128 × C[OUT]

Thz.....41 + 7 × C[OUT]

Tlz.....12 + 125 × C[OUT]



## Bus Clock Left

BUSCLKL

### Description: Bus Clock Left

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit Module: BUSCLKL  
Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance
N/A	N/A	N/A

Height	Width	Area	Equivalent Gate	Drive
53 $\lambda$	24 $\lambda$	1272 $\lambda^2$	N/A	N/A

### Logic Equation

N/A


Delay Characteristics: N/A



MOSIS AMI 0.5 $\mu$  – mAMIs05DL  
Scalable Digital Standard Cell Library

Rev. A  
BUSCLKL

Page  
1 of 4



## Bus Clock Right

BUSCLKR

### Description: Bus Clock Right

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit Module: BUSCLKR  
Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance
N/A	N/A	N/A

Height	Width	Area	Equivalent Gate	Drive
53 $\lambda$	24 $\lambda$	1272 $\lambda^2$	N/A	N/A

### Logic Equation

N/A


Delay Characteristics: N/A



MOSIS AMI 0.5 $\mu$  – mAMIs05DL  
Scalable Digital Standard Cell Library

Rev. A  
BUSCLKR

Page  
1 of 4



## Bus Reset Left

BUSRSTL

### Description: Bus Reset Left

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit Module: BUSRSTL  
Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance
N/A	N/A	N/A

Height	Width	Area	Equivalent Gate	Drive
53 $\lambda$	24 $\lambda$	1272 $\lambda^2$	N/A	N/A

### Logic Equation

N/A

Delay Characteristics: N/A



MOSIS AMI 0.5 $\mu$  – mAMIs05DL  
Scalable Digital Standard Cell Library


Rev. A  
BUSRSTL

Page  
1 of 4

Bus Reset Left

Layout

BUSRSTL



## Bus Reset Right

BUSRSTR

### Description: Bus Reset Right

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit Module: BUSRSTR  
Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance
N/A	N/A	N/A

Height	Width	Area	Equivalent Gate	Drive
53 $\lambda$	24 $\lambda$	1272 $\lambda^2$	N/A	N/A

### Logic Equation

N/A


Delay Characteristics: N/A



MOSIS AMI 0.5 $\mu$  – mAMIs05DL  
Scalable Digital Standard Cell Library

Rev. A  
BUSRSTR

Page  
1 of 4



## D Flip-Flop

DFF\_s


### Description: D Flip-Flop

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
 Tanner.TIB.Samples  
 TannerLb\scmos\scmos.sdb

Schematic: S-Edit                  File: DFF\_s  
 Module: DFF\_s

Mask layout: L-Edit                File: TannerLb\scmos\scmos.tdb  
 Cell: DFF\_s

Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																										
	<table border="1"> <thead> <tr> <th>Clk</th> <th>Data</th> <th>Q(t+1)</th> <th>QB(t+1)</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> <tr> <td>0</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> <tr> <td>↑</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>↑</td> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	Clk	Data	Q(t+1)	QB(t+1)	1	X	Q(t)	QB(t)	0	X	Q(t)	QB(t)	↑	0	0	1	↑	1	1	0	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>Clk</td> <td>6.953</td> </tr> <tr> <td>Data</td> <td>6.953</td> </tr> </tbody> </table>		Ci(fF)	Clk	6.953	Data	6.953
Clk	Data	Q(t+1)	QB(t+1)																									
1	X	Q(t)	QB(t)																									
0	X	Q(t)	QB(t)																									
↑	0	0	1																									
↑	1	1	0																									
	Ci(fF)																											
Clk	6.953																											
Data	6.953																											

Height	Width	Area	Equivalent Gate	Drive
53 λ	154.5 λ	8188.5 λ <sup>2</sup>	7	1X

### Logic Equation

$$I(t+1) = (\text{Data} \times \overline{\text{Clk}}) + (I(t) \times \text{Clk})$$

$$Q(t+1) = (I(t) \times \overline{\text{Clk}}) + (Q(t) \times \text{Clk})$$

$$QB(t+1) = \overline{Q(t+1)}$$

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_r Q \dots 179 + 545 \times C[Q]$$

$$T_f Q \dots 152 + 579 \times C[Q]$$


$$T_r QB \dots 122 + 555 \times C[QB]$$

$$T_f QB \dots 150 + 595 \times C[QB]$$

## D Flip-Flop

## Layout

## DFF\_s



## D Flip-Flop AC

DFFC\_s


### Description: D Flip-Flop with Asynchronous Clear

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
 Tanner.TIB.Samples  
 TannerLb\scmos\scmos.sdb

Schematic: S-Edit    File: TannerLb\scmos\scmos.sdb  
 Module: DFFC\_s

Mask layout: L-Edit    File: TannerLb\scmos\scmos.tdb  
 Cell: DFFC\_s

Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																						
	<table border="1"> <thead> <tr> <th>Clk</th> <th>ClB</th> <th>Data</th> <th>Q(t+1)</th> <th>QB(t+1)</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>0</td> <td>X</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> <tr> <td>0</td> <td>1</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> <tr> <td>↑</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>↑</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	Clk	ClB	Data	Q(t+1)	QB(t+1)	X	0	X	0	1	1	1	X	Q(t)	QB(t)	0	1	X	Q(t)	QB(t)	↑	1	0	0	1	↑	1	1	1	0	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>Clk</td> <td>6.953</td> </tr> <tr> <td>ClB</td> <td>13.905</td> </tr> <tr> <td>Data</td> <td>6.953</td> </tr> </tbody> </table>		Ci(fF)	Clk	6.953	ClB	13.905	Data	6.953
Clk	ClB	Data	Q(t+1)	QB(t+1)																																				
X	0	X	0	1																																				
1	1	X	Q(t)	QB(t)																																				
0	1	X	Q(t)	QB(t)																																				
↑	1	0	0	1																																				
↑	1	1	1	0																																				
	Ci(fF)																																							
Clk	6.953																																							
ClB	13.905																																							
Data	6.953																																							

Height	Width	Area	Equivalent Gate	Drive
53 λ	197 λ	10441 λ <sup>2</sup>	8.5	1X

### Logic Equation

$$I(t+1) = (Data \times \overline{Clk}) + (I(t) \times Clk) \times \overline{ClB}$$

$$Q(t+1) = (I(t) \times Clk) + (Q(t) \times \overline{Clk}) \times \overline{ClB}$$

$$QB(t+1) = Q(t+1)$$

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_r Q \dots 283 + 990 \times C[Q]$$


$$T_f Q \dots 104 + 828 \times C[Q]$$

$$T_{rst} Q \dots 87 + 920 \times C[Q]$$

$$T_r QB \dots 115 + 630 \times C[QB]$$

$$T_f QB \dots 168 + 611 \times C[QB]$$

$$T_{rst} QB \dots 135 + 549 \times C[QB]$$




## D Flip-Flop Preset

**DFFP\_s**

### Description: D Flip-Flop with Preset

Library: Tanner mAMIs05DL      Primitive Set: Tanner SCMOS.Cells  
 Schematic: S-Edit      File: TannerLb\scmos\scmos.sdb  
 Mask layout: L-Edit      Module: DFFP\_s  
 Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																						
	<table border="1"> <thead> <tr> <th>Clk</th> <th>PrB</th> <th>Data</th> <th>Q(t+1)</th> <th>QB(t+1)</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>0</td> <td>X</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> <tr> <td>0</td> <td>1</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> <tr> <td>↑</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>↑</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>	Clk	PrB	Data	Q(t+1)	QB(t+1)	X	0	X	1	0	1	1	X	Q(t)	QB(t)	0	1	X	Q(t)	QB(t)	↑	1	0	0	1	↑	1	1	1	0	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>Clk</td> <td>6.953</td> </tr> <tr> <td>PrB</td> <td>13.905</td> </tr> <tr> <td>Data</td> <td>6.953</td> </tr> </tbody> </table>		Ci(fF)	Clk	6.953	PrB	13.905	Data	6.953
Clk	PrB	Data	Q(t+1)	QB(t+1)																																				
X	0	X	1	0																																				
1	1	X	Q(t)	QB(t)																																				
0	1	X	Q(t)	QB(t)																																				
↑	1	0	0	1																																				
↑	1	1	1	0																																				
	Ci(fF)																																							
Clk	6.953																																							
PrB	13.905																																							
Data	6.953																																							

Height	Width	Area	Equivalent Gate	Drive
53 λ	175.5 λ	9301.5 λ <sup>2</sup>	8	1X

### Logic Equation

$$\begin{aligned} I(t+1) &= (\text{Data} \times \overline{\text{Clk}}) + (I(t) \times \text{Clk}) \times \overline{\text{PrB}} \\ Q(t+1) &= (I(t) \times \text{Clk}) + (Q(t) \times \overline{\text{Clk}}) \times \text{PrB} \\ QB(t+1) &= Q(t+1) \end{aligned}$$

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_r Q \dots 219 + 571 \times C[Q]$$


$$T_f Q \dots 208 + 624 \times C[Q]$$

$$T_{set} Q \dots 103 + 732 \times C[Q]$$

$$T_r QB \dots 166 + 675 \times C[QB]$$

$$T_f QB \dots 179 + 631 \times C[QB]$$

$$T_{set} QB \dots 41 + 610 \times C[QB]$$



# D Flip-Flop P/AC

DFFPC\_s

**Description:** D Flip-Flop with Preset and Asynchronous Clear

Library: Tanner mAMIs05DL	Primitive Set: Tanner SCMOS.Cells
	Tanner.TIB.Samples
Schematic: S-Edit	File: TannerLb\scmos\scmos.sdb
	Module: DFFPC_s
Mask layout: L-Edit	File: TannerLb\scmos\scmos.tdb
	Cell: DFFPC_s
Mapping Macros: GateSim: L-Edit/SPR:	TannerLb\nettran\scmos\scms2sim.mac TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																																																
	<table border="1"> <thead> <tr> <th>Clk</th><th>PrB</th><th>CIB</th><th>Data</th><th>Q(t+1)</th><th>QB(t+1)</th></tr> </thead> <tbody> <tr><td>X</td><td>0</td><td>1</td><td>X</td><td>1</td><td>0</td></tr> <tr><td>X</td><td>1</td><td>0</td><td>X</td><td>0</td><td>1</td></tr> <tr><td>X</td><td>0</td><td>0</td><td>X</td><td>1</td><td>1</td></tr> <tr><td>X</td><td>↑</td><td>↑</td><td>X</td><td>?</td><td>?</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>X</td><td>Q(t)</td><td>QB(t)</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>X</td><td>Q(t)</td><td>QB(t)</td></tr> <tr><td>↑</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>↑</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> </tbody> </table>	Clk	PrB	CIB	Data	Q(t+1)	QB(t+1)	X	0	1	X	1	0	X	1	0	X	0	1	X	0	0	X	1	1	X	↑	↑	X	?	?	1	1	1	X	Q(t)	QB(t)	0	1	1	X	Q(t)	QB(t)	↑	1	1	0	0	1	↑	1	1	1	1	0	<table border="1"> <thead> <tr> <th></th><th>Ci(fF)</th></tr> </thead> <tbody> <tr><td>Clk</td><td>6.953</td></tr> <tr><td>PrB</td><td>13.905</td></tr> <tr><td>CIB</td><td>13.905</td></tr> <tr><td>Data</td><td>6.953</td></tr> </tbody> </table> <p>? Indeterminate value</p>		Ci(fF)	Clk	6.953	PrB	13.905	CIB	13.905	Data	6.953
Clk	PrB	CIB	Data	Q(t+1)	QB(t+1)																																																													
X	0	1	X	1	0																																																													
X	1	0	X	0	1																																																													
X	0	0	X	1	1																																																													
X	↑	↑	X	?	?																																																													
1	1	1	X	Q(t)	QB(t)																																																													
0	1	1	X	Q(t)	QB(t)																																																													
↑	1	1	0	0	1																																																													
↑	1	1	1	1	0																																																													
	Ci(fF)																																																																	
Clk	6.953																																																																	
PrB	13.905																																																																	
CIB	13.905																																																																	
Data	6.953																																																																	

Height	Width	Area	Equivalent Gate	Drive
53 λ	217 λ	11501 λ <sup>2</sup>	9.5	1X

## Logic Equation

$$I(t+1) = (Data \times \overline{Clk}) + (I(t) \times Clk) \times \overline{CIB} \times \overline{PrB}$$

$$Q(t+1) = (I(t) \times \overline{Clk}) + (Q(t) \times Clk) \times \overline{CIB} \times \overline{PrB}$$

$$QB(t+1) = Q(t+1)$$

## Delay Characteristics:

$$T_r Q \dots 323 + 843 \times C[Q]$$

$$T_f Q \dots 233 + 713 \times C[Q]$$

$$T_{set} Q \dots 159 + 847 \times C[Q]$$

$$T_{rst} Q \dots 83 + 843 \times C[Q]$$


$$T_r QB \dots 160 + 655 \times C[QB]$$

$$T_f QB \dots 208 + 622 \times C[QB]$$

$$T_{set} QB \dots 39 + 594 \times C[QB]$$

$$T_{rst} QB \dots 168 + 653 \times C[QB]$$

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$



## Inverter

INV

### Description: Inverter

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                Module: INV  
Mapping Macros: GateSim:        File: TannerLb\scmos\scmos.tdb  
                                      Cell: INV  
                                      L-Edit/SPR: TannerLb\nettran\scmos\scms2sim.mac  
                                      TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance								
	<table border="1"><thead><tr><th>A</th><th>Out</th></tr></thead><tbody><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></tbody></table>	A	Out	0	1	1	0	<table border="1"><thead><tr><th>Ci(fF)</th></tr></thead><tbody><tr><td>A 6.953</td></tr></tbody></table>	Ci(fF)	A 6.953
A	Out									
0	1									
1	0									
Ci(fF)										
A 6.953										

Height	Width	Area	Equivalent Gate	Drive
53 λ	18 λ	954 λ <sup>2</sup>	0.5	1X

### Logic Equation


$$\text{Out} = \overline{A}$$

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_{pd0} \rightarrow 1 \dots 12 + 529 \times C[\text{OUT}]$$

$$T_{pd1} \rightarrow 0 \dots 12 + 549 \times C[\text{OUT}]$$



## Dual Inverter

INV2

### Description: Dual Inverter

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit Module: INV2  
Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																										
	<table border="1"><thead><tr><th>A</th><th>B</th><th>Out1</th><th>Out2</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td></tr></tbody></table>	A	B	Out1	Out2	0	0	1	1	0	1	1	0	1	0	0	1	1	1	0	0	<table border="1"><thead><tr><th></th><th>Ci(fF)</th></tr></thead><tbody><tr><td>A</td><td>6.953</td></tr><tr><td>B</td><td>6.953</td></tr></tbody></table>		Ci(fF)	A	6.953	B	6.953
A	B	Out1	Out2																									
0	0	1	1																									
0	1	1	0																									
1	0	0	1																									
1	1	0	0																									
	Ci(fF)																											
A	6.953																											
B	6.953																											

Height	Width	Area	Equivalent Gate	Drive
53 λ	33 λ	1749 λ <sup>2</sup>	1	1X

### Logic Equation

$$\text{Out1} = \overline{\text{A}}$$

$$\text{Out2} = \overline{\text{B}}$$

### Delay Characteristics:


$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$Tpd0 \rightarrow 1 \dots 11 + 529 \times C[\text{OUT1}]$$

$$Tpd1 \rightarrow 0 \dots 12 + 539 \times C[\text{OUT1}]$$

$$Tpd0 \rightarrow 1 \dots 14 + 538 \times C[\text{OUT2}]$$

$$Tpd1 \rightarrow 0 \dots 14 + 500 \times C[\text{OUT2}]$$



## Tri-State Inverter

INVZ

### Description: Tri-State Inverter

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                          File: Tanner.TIB.Samples  
    TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                         Module: INVZ  
    TannerLb\scmos\scmos.tdb  
Mapping Macros: GateSim:                 File: TannerLb\nettran\scmos\scms2sim.mac  
    TannerLb\nettran\scmos\scms2tpr.mac  
    L-Edit/SPR: TannerLb\scmos\scmos.tpr.mac

Logic Symbol	Truth Table	Capacitance																		
	<table border="1"><thead><tr><th>OEB</th><th>A</th><th>Out</th></tr></thead><tbody><tr><td>1</td><td>X</td><td>Z</td></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr></tbody></table>	OEB	A	Out	1	X	Z	0	0	1	0	1	0	<table border="1"><thead><tr><th></th><th>Ci(fF)</th></tr></thead><tbody><tr><td>OEB</td><td>13.905</td></tr><tr><td>A</td><td>13.905</td></tr></tbody></table>		Ci(fF)	OEB	13.905	A	13.905
OEB	A	Out																		
1	X	Z																		
0	0	1																		
0	1	0																		
	Ci(fF)																			
OEB	13.905																			
A	13.905																			

Height	Width	Area	Equivalent Gate	Drive
53 λ	43 λ	2279 λ <sup>2</sup>	2.5	1X

### Logic Equation

$$\text{Out} = \overline{\text{A}}$$

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

Tr.....25 + 534 × C[OUT]


Tf.....27 + 521 × C[OUT]

Tzh.....1

Tzl.....16 + 36 × C[OUT]

Thz.....1

Tlz.....17




Description: Latch

Library: Tanner mAMIs05DL      Primitive Set: Tanner SCMOS.Cells  
 Tanner.TIB.Samples  
 TannerLb\scmos\scmos.sdb

Schematic: S-Edit      File: TannerLb\scmos\scmos.tdb

Mask layout: L-Edit      Module: LAT

Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																						
	<table border="1"> <thead> <tr> <th>GB</th> <th>Data</th> <th>Q(t+1)</th> <th>QB(t+1)</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> </tbody> </table>	GB	Data	Q(t+1)	QB(t+1)	0	0	0	1	0	1	1	0	1	X	Q(t)	QB(t)	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>GB</td> <td>6.953</td> </tr> <tr> <td>Data</td> <td>6.953</td> </tr> </tbody> </table>		Ci(fF)	GB	6.953	Data	6.953
GB	Data	Q(t+1)	QB(t+1)																					
0	0	0	1																					
0	1	1	0																					
1	X	Q(t)	QB(t)																					
	Ci(fF)																							
GB	6.953																							
Data	6.953																							

Height	Width	Area	Equivalent Gate	Drive
53 λ	79 λ	4187 λ <sup>2</sup>	3.5	1X

Logic Equation

$$Q(t+1) = (\text{Data} \times \overline{\text{GB}}) + (Q(t) \times \text{GB})$$

$$QB(t+1) = \overline{Q(t+1)}$$

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_r DQ \dots 86 + 652 \times C[Q]$$

$$T_f DQ \dots 85 + 697 \times C[Q]$$

$$T_r GQ \dots 118 + 699 \times C[Q]$$


$$T_f GQ \dots 105 + 650 \times C[Q]$$

$$T_r DQB \dots 110 + 1531 \times C[QB]$$

$$T_f DQB \dots 114 + 1512 \times C[QB]$$

$$T_r GQB \dots 143 + 1532 \times C[QB]$$

$$T_f GQB \dots 132 + 1512 \times C[QB]$$



## Latch with Clear

LATC

### Description: Latch with Clear

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
 Schematic: S-Edit                  File: TannerLb\scmos\scmos.sdb  
 Mask layout: L-Edit                Module: LATC  
 Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																	
	<table border="1"> <thead> <tr> <th>GB</th> <th>CIB</th> <th>Data</th> <th>Q(t+1)</th> <th>QB(t+1)</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>0</td> <td>X</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> </tbody> </table>	GB	CIB	Data	Q(t+1)	QB(t+1)	X	0	X	0	1	0	1	0	0	1	0	1	1	1	0	1	1	X	Q(t)	QB(t)	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>GB</td> <td>6.953</td> </tr> <tr> <td>ClB</td> <td>6.953</td> </tr> <tr> <td>Data</td> <td>6.953</td> </tr> </tbody> </table>		Ci(fF)	GB	6.953	ClB	6.953	Data	6.953
GB	CIB	Data	Q(t+1)	QB(t+1)																															
X	0	X	0	1																															
0	1	0	0	1																															
0	1	1	1	0																															
1	1	X	Q(t)	QB(t)																															
	Ci(fF)																																		
GB	6.953																																		
ClB	6.953																																		
Data	6.953																																		

Height	Width	Area	Equivalent Gate	Drive
53 λ	96 λ	5088 λ <sup>2</sup>	4.5	1X

### Logic Equation

$$Q(t+1) = (Data \times \overline{GB}) + (Q(t) \times GB) \times CIB$$

$$QB(t+1) = \overline{Q(t+1)}$$

### Delay Characteristics:

$$T_r DQ \dots 150 + 2053 \times C[Q]$$

$$T_f DQ \dots 149 + 1493 \times C[Q]$$

$$T_r GQ \dots 144 + 1489 \times C[Q]$$

$$T_f GQ \dots 162 + 2053 \times C[Q]$$

$$T_{rst} Q \dots 40 + 1419 \times C[Q]$$

$$T_r DQB \dots 120 + 628 \times C[QB]$$


$$T_f DQB \dots 121 + 1027 \times C[QB]$$

$$T_r GQB \dots 115 + 626 \times C[QB]$$

$$T_f GQB \dots 132 + 1029 \times C[QB]$$


$$T_{rst} QB \dots 15 + 531 \times C[QB]$$

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$



Description: Latch with Preset

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
 Tanner.TIB.Samples  
 Schematic: S-Edit    File: TannerLb\scmos\scmos.sdb  
 Module: LATP  
 Mask layout: L-Edit    File: TannerLb\scmos\scmos.tdb  
 Cell: LATP  
 Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
 L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																	
	<table border="1"> <thead> <tr> <th>GB</th> <th>PrB</th> <th>Data</th> <th>Q(t+1)</th> <th>QB(t+1)</th> </tr> </thead> <tbody> <tr> <td>X</td> <td>0</td> <td>X</td> <td>1</td> <td>0</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> <td>X</td> <td>Q(t)</td> <td>QB(t)</td> </tr> </tbody> </table>	GB	PrB	Data	Q(t+1)	QB(t+1)	X	0	X	1	0	0	1	0	0	1	0	1	1	1	0	1	1	X	Q(t)	QB(t)	<table border="1"> <thead> <tr> <th></th> <th>Ci(fF)</th> </tr> </thead> <tbody> <tr> <td>GB</td> <td>6.953</td> </tr> <tr> <td>PrB</td> <td>6.953</td> </tr> <tr> <td>Data</td> <td>6.953</td> </tr> </tbody> </table>		Ci(fF)	GB	6.953	PrB	6.953	Data	6.953
GB	PrB	Data	Q(t+1)	QB(t+1)																															
X	0	X	1	0																															
0	1	0	0	1																															
0	1	1	1	0																															
1	1	X	Q(t)	QB(t)																															
	Ci(fF)																																		
GB	6.953																																		
PrB	6.953																																		
Data	6.953																																		

Height	Width	Area	Equivalent Gate	Drive
53 $\lambda$	87 $\lambda$	4611 $\lambda^2$	4	1X

Logic Equation

$$Q(t+1) = (Data \times \overline{GB}) + ((Q(t) \times GB) + \overline{PrB})$$

$$QB(t+1) = \overline{Q(t+1)}$$

Delay Characteristics:

$$T_r DQ \dots 97 + 624 \times C[Q]$$

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_f DQ \dots 102 + 1029 \times C[Q]$$

$$T_r GQ \dots 135 + 1038 \times C[Q]$$

$$T_f GQ \dots 116 + 623 \times C[Q]$$

$$T_{set} Q \dots 16 + 523 \times C[Q]$$


$$T_r DQB \dots 132 + 2053 \times C[QB]$$

$$T_f DQB \dots 126 + 1489 \times C[QB]$$

$$T_r GQB \dots 166 + 2053 \times C[QB]$$

$$T_f GQB \dots 145 + 1487 \times C[QB]$$

$$T_{set} QB \dots 42 + 1417 \times C[QB]$$



Description: Latch with Preset and Clear

Library: Tanner mAMIs05DL

Primitive Set: Tanner SCMOS.Cells

Tanner.TIB.Samples

Schematic: S-Edit

File: TannerLb\scmos\scmos.sdb

Mask layout: L-Edit

Module: LATPC

Mapping Macros: GateSim:

File: TannerLb\nettran\scmos\scms2sim.mac

L-Edit/SPR:

Cell: LATPC  
TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																																				
	<table border="1"> <thead> <tr> <th>GB</th><th>PrB</th><th>ClB</th><th>Data</th><th>Q(t+1)</th><th>QB(t+1)</th></tr> </thead> <tbody> <tr> <td>X</td><td>0</td><td>X</td><td>1</td><td>1</td><td>0</td></tr> <tr> <td>X</td><td>1</td><td>0</td><td>X</td><td>0</td><td>1</td></tr> <tr> <td>1</td><td>↑</td><td>↑</td><td>X</td><td>?</td><td>?</td></tr> <tr> <td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr> <td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr> <td>1</td><td>1</td><td>1</td><td>X</td><td>Q(t)</td><td>QB(t)</td></tr> </tbody> </table>	GB	PrB	ClB	Data	Q(t+1)	QB(t+1)	X	0	X	1	1	0	X	1	0	X	0	1	1	↑	↑	X	?	?	0	1	1	0	0	1	0	1	1	1	1	0	1	1	1	X	Q(t)	QB(t)	<table border="1"> <thead> <tr> <th></th><th>Ci(fF)</th></tr> </thead> <tbody> <tr> <td>GB</td><td>6.953</td></tr> <tr> <td>PrB</td><td>6.953</td></tr> <tr> <td>ClB</td><td>6.953</td></tr> <tr> <td>Data</td><td>6.953</td></tr> </tbody> </table> <p>? Indeterminate value</p>		Ci(fF)	GB	6.953	PrB	6.953	ClB	6.953	Data	6.953
GB	PrB	ClB	Data	Q(t+1)	QB(t+1)																																																	
X	0	X	1	1	0																																																	
X	1	0	X	0	1																																																	
1	↑	↑	X	?	?																																																	
0	1	1	0	0	1																																																	
0	1	1	1	1	0																																																	
1	1	1	X	Q(t)	QB(t)																																																	
	Ci(fF)																																																					
GB	6.953																																																					
PrB	6.953																																																					
ClB	6.953																																																					
Data	6.953																																																					

Height	Width	Area	Equivalent Gate	Drive
53 λ	116 λ	6148 λ <sup>2</sup>	5	1X

Logic Equation

$$Q(t+1) = ((Data \times \overline{GB}) + (Q(t) \times GB) \times ClB) \times \overline{PrB}$$

$$QB(t+1) = Q(t+1)$$

Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_r DQ \dots 109 + 1087 \times C[Q]$$

$$T_r DQB \dots 140 + 2086 \times C[QB]$$

$$T_f DQ \dots 108 + 1050 \times C[Q]$$

$$T_f DQB \dots 144 + 2159 \times C[QB]$$

$$T_r GQ \dots 139 + 1050 \times C[Q]$$

$$T_r GQB \dots 171 + 2086 \times C[QB]$$

$$T_f GQ \dots 125 + 1084 \times C[Q]$$


$$T_f GQB \dots 159 + 2157 \times C[QB]$$

$$T_{set} Q \dots 23 + 565 \times C[Q]$$

$$T_{set} QB \dots 54 + 1442 \times C[QB]$$

$$T_{rst} Q \dots 763 + 1018 \times C[Q]$$

$$T_{rst} QB \dots 97 + 2061 \times C[QB]$$




## 2-Input Multiplexer

MUX2

### Description: 2-Input Multiplexer

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: Tanner.TIB.Samples  
                                       Module: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                File: TannerLb\scmos\scmos.tdb  
                                      Cell: MUX2  
Mapping Macros: GateSim:        TannerLb\nettran\scmos\scms2sim.mac  
                                      L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance														
	<table border="1"><thead><tr><th>Sel</th><th>Out</th></tr></thead><tbody><tr><td>0</td><td>B</td></tr><tr><td>1</td><td>A</td></tr></tbody></table>	Sel	Out	0	B	1	A	<table border="1"><thead><tr><th></th><th>Ci(fF)</th></tr></thead><tbody><tr><td>A</td><td>6.953</td></tr><tr><td>B</td><td>6.953</td></tr><tr><td>Sel</td><td>13.905</td></tr></tbody></table>		Ci(fF)	A	6.953	B	6.953	Sel	13.905
Sel	Out															
0	B															
1	A															
	Ci(fF)															
A	6.953															
B	6.953															
Sel	13.905															

Height	Width	Area	Equivalent Gate	Drive
53 λ	61 λ	3233 λ <sup>2</sup>	3	1X

### Logic Equation

$$\text{Out} = (\text{A} \times \text{Sel}) + (\text{B} \times \overline{\text{Sel}})$$

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

Tpd0 → 1 A.....84 + 700 × C[OUT]

Tpd1 → 0 A.....72 + 821 × C[OUT]

Tpd0 → 1 B.....91 + 710 × C[OUT]

Tpd1 → 0 B.....76 + 857 × C[OUT]


Tpd0 → 1 Sel.....92 + 702 × C[OUT]

Tpd1 → 0 Sel.....95 + 757 × C[OUT]

## 2-Input Multiplexer

## Layout

## MUX2




## 2-Input NAND

NAND2

### Description: 2-Input NAND Gate

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: Tanner.Lb\scmos\scmos.sdb  
Mask layout: L-Edit                Module: NAND2  
Mapping Macros: GateSim:        File: Tanner.Lb\scmos\scmos.tdb  
                                      Cell: NAND2  
                                      Tanner.Lb\nettran\scmos\scms2sim.mac  
                                      Tanner.Lb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																		
	<table border="1"><thead><tr><th>A</th><th>B</th><th>Out</th></tr></thead><tbody><tr><td>0</td><td>X</td><td>1</td></tr><tr><td>X</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></tbody></table>	A	B	Out	0	X	1	X	0	1	1	1	0	<table border="1"><thead><tr><th></th><th>Ci(fF)</th></tr></thead><tbody><tr><td>A</td><td>6.953</td></tr><tr><td>B</td><td>6.953</td></tr></tbody></table>		Ci(fF)	A	6.953	B	6.953
A	B	Out																		
0	X	1																		
X	0	1																		
1	1	0																		
	Ci(fF)																			
A	6.953																			
B	6.953																			

Height	Width	Area	Equivalent Gate	Drive
53 λ	26 λ	1378 λ <sup>2</sup>	1	1X

### Logic Equation


$$\text{Out} = \overline{A \cdot X \cdot B}$$

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_{pd0} \rightarrow 1 \dots 18 + 545 \times C[\text{OUT}]$$

$$T_{pd1} \rightarrow 0 \dots 19 + 1159 \times C[\text{OUT}]$$



## 2-Input NAND / AND

NAND2C

**Description:** 2-Input NAND Gate with Complementary Output

Library: Tanner mAMIs05DL

Primitive Set: Tanner SCMOS.Cells

Tanner.TIB.Samples

Schematic: S-Edit

File: TannerLb\scmos\scmos.sdb

Mask layout: L-Edit

Module: NAND2C

Mapping Macros: GateSim:

File: TannerLb\scmos\scmos.tdb

L-Edit/SPR:

Cell: NAND2C

TannerLb\nettran\scmos\scms2sim.mac

TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																						
	<table border="1"><thead><tr><th>A</th><th>B</th><th>Out1</th><th>Out2</th></tr></thead><tbody><tr><td>0</td><td>X</td><td>1</td><td>0</td></tr><tr><td>X</td><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td></tr></tbody></table>	A	B	Out1	Out2	0	X	1	0	X	0	1	0	1	1	0	1	<table border="1"><thead><tr><th></th><th>Ci(fF)</th></tr></thead><tbody><tr><td>A</td><td>6.953</td></tr><tr><td>B</td><td>6.953</td></tr></tbody></table>		Ci(fF)	A	6.953	B	6.953
A	B	Out1	Out2																					
0	X	1	0																					
X	0	1	0																					
1	1	0	1																					
	Ci(fF)																							
A	6.953																							
B	6.953																							

Height	Width	Area	Equivalent Gate	Drive
53 λ	38 λ	2014 λ <sup>2</sup>	1.5	1X

### Logic Equation

$$\text{Out1} = \overline{A \times B}$$

$$\text{Out2} = A \times B$$

### Delay Characteristics:


$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$Tpd0 \rightarrow 1 \text{ NAND} ..... 23 + 543 \times C[\text{OUT1}]$$

$$Tpd1 \rightarrow 0 \text{ NAND} ..... 34 + 989 \times C[\text{OUT1}]$$

$$Tpd0 \rightarrow 1 \text{ AND} ..... 56 + 989 \times C[\text{OUT1}] + 1042 \times C[\text{OUT2}]$$

$$Tpd1 \rightarrow 0 \text{ AND} ..... 43 + 543 \times C[\text{OUT1}] + 888 \times C[\text{OUT2}]$$




## 3-Input NAND

NAND3

### Description: 3-Input NAND Gate

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                Module: NAND3  
Mapping Macros: GateSim:        File: TannerLb\scmos\scmos.tdb  
                                      Cell: NAND3  
                                      L-Edit/SPR: TannerLb\nettran\scmos\scms2sim.mac  
                                      TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																												
	<table border="1"><thead><tr><th>A</th><th>B</th><th>C</th><th>Out</th></tr></thead><tbody><tr><td>0</td><td>X</td><td>X</td><td>1</td></tr><tr><td>X</td><td>0</td><td>X</td><td>1</td></tr><tr><td>X</td><td>X</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td><td>0</td></tr></tbody></table>	A	B	C	Out	0	X	X	1	X	0	X	1	X	X	0	1	1	1	1	0	<table border="1"><thead><tr><th></th><th>Ci(fF)</th></tr></thead><tbody><tr><td>A</td><td>6.953</td></tr><tr><td>B</td><td>6.953</td></tr><tr><td>C</td><td>6.953</td></tr></tbody></table>		Ci(fF)	A	6.953	B	6.953	C	6.953
A	B	C	Out																											
0	X	X	1																											
X	0	X	1																											
X	X	0	1																											
1	1	1	0																											
	Ci(fF)																													
A	6.953																													
B	6.953																													
C	6.953																													

Height	Width	Area	Equivalent Gate	Drive
53 λ	34 λ	1802 λ <sup>2</sup>	1.5	1X

### Logic Equation


$$\text{Out} = \overline{A \times B \times C}$$

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_{pd0} \rightarrow 1 \dots 33 + 554 \times C[\text{OUT}]$$

$$T_{pd1} \rightarrow 0 \dots 83 + 1415 \times C[\text{OUT}]$$



## 3-Input NAND / AND

NAND3C

**Description:** 3-Input NAND Gate with Complementary Output

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                          File: Tanner.Lb\scmos\scmos.sdb  
Mask layout: L-Edit                         Module: NAND3C  
Mapping Macros: GateSim: Tanner.Lb\nettran\scmos\scms2sim.mac  
                    L-Edit/SPR: Tanner.Lb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																	
	<table border="1"><thead><tr><th>A</th><th>B</th><th>C</th><th>Out1</th><th>Out2</th></tr></thead><tbody><tr><td>0</td><td>X</td><td>X</td><td>1</td><td>0</td></tr><tr><td>X</td><td>0</td><td>X</td><td>1</td><td>0</td></tr><tr><td>X</td><td>X</td><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr></tbody></table>	A	B	C	Out1	Out2	0	X	X	1	0	X	0	X	1	0	X	X	0	1	0	1	1	1	0	1	<table border="1"><thead><tr><th></th><th>Ci(fF)</th></tr></thead><tbody><tr><td>A</td><td>6.953</td></tr><tr><td>B</td><td>6.953</td></tr><tr><td>C</td><td>6.953</td></tr></tbody></table>		Ci(fF)	A	6.953	B	6.953	C	6.953
A	B	C	Out1	Out2																															
0	X	X	1	0																															
X	0	X	1	0																															
X	X	0	1	0																															
1	1	1	0	1																															
	Ci(fF)																																		
A	6.953																																		
B	6.953																																		
C	6.953																																		

Height	Width	Area	Equivalent Gate	Drive
53 λ	48 λ	2544 λ <sup>2</sup>	2	1X

### Logic Equation

$$\text{Out1} = \overline{A \times B \times C}$$
$$\text{Out2} = A \times B \times C$$

### Delay Characteristics:


$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_{pd0} \rightarrow 1 \text{ NAND} ..... 37 + 554 \times C[\text{OUT1}]$$

$$T_{pd1} \rightarrow 0 \text{ NAND} ..... 93 + 1413 \times C[\text{OUT1}]$$

$$T_{pd0} \rightarrow 1 \text{ AND} ..... 123 + 1413 \times C[\text{OUT1}] + 1227 \times C[\text{OUT2}]$$

$$T_{pd1} \rightarrow 0 \text{ AND} ..... 61 + 554 \times C[\text{OUT1}] + 919 \times C[\text{OUT2}]$$



## 4-Input NAND

NAND4

### Description: 4-Input NAND Gate

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                Module: NAND4  
Mapping Macros: GateSim:        File: TannerLb\scmos\scmos.tdb  
                                      Cell: NAND4  
                                      TannerLb\nettran\scmos\scms2sim.mac  
                                      TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																								
	<table border="1"><thead><tr><th>A</th><th>B</th><th>C</th><th>D</th><th>Out</th></tr></thead><tbody><tr><td>0</td><td>X</td><td>X</td><td>X</td><td>1</td></tr><tr><td>X</td><td>0</td><td>X</td><td>X</td><td>1</td></tr><tr><td>X</td><td>X</td><td>0</td><td>X</td><td>1</td></tr><tr><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr></tbody></table>	A	B	C	D	Out	0	X	X	X	1	X	0	X	X	1	X	X	0	X	1	X	X	X	0	1	1	1	1	1	0	<table border="1"><thead><tr><th></th><th>Ci(fF)</th></tr></thead><tbody><tr><td>A</td><td>6.953</td></tr><tr><td>B</td><td>6.953</td></tr><tr><td>C</td><td>6.953</td></tr><tr><td>D</td><td>6.953</td></tr></tbody></table>		Ci(fF)	A	6.953	B	6.953	C	6.953	D	6.953
A	B	C	D	Out																																						
0	X	X	X	1																																						
X	0	X	X	1																																						
X	X	0	X	1																																						
X	X	X	0	1																																						
1	1	1	1	0																																						
	Ci(fF)																																									
A	6.953																																									
B	6.953																																									
C	6.953																																									
D	6.953																																									

Height	Width	Area	Equivalent Gate	Drive
53 λ	41 λ	2173 λ <sup>2</sup>	2	1X

### Logic Equation


$$\text{Out} = \overline{A \times B \times C \times D}$$

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_{pd0} \rightarrow 1 \dots 40 + 578 \times C[\text{OUT}]$$

$$T_{pd1} \rightarrow 0 \dots 138 + 1850 \times C[\text{OUT}]$$



## 4-Input NAND / AND

NAND4C

**Description:** 4-Input NAND Gate with Complementary Output

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit Module: NAND4C  
Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																														
	<table border="1"><thead><tr><th>A</th><th>B</th><th>C</th><th>D</th><th>Out1</th><th>Out2</th></tr></thead><tbody><tr><td>0</td><td>X</td><td>X</td><td>X</td><td>1</td><td>0</td></tr><tr><td>X</td><td>0</td><td>X</td><td>X</td><td>1</td><td>0</td></tr><tr><td>X</td><td>X</td><td>0</td><td>X</td><td>1</td><td>0</td></tr><tr><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr></tbody></table>	A	B	C	D	Out1	Out2	0	X	X	X	1	0	X	0	X	X	1	0	X	X	0	X	1	0	X	X	X	0	1	0	1	1	1	1	0	1	<table border="1"><thead><tr><th></th><th>Ci(fF)</th></tr></thead><tbody><tr><td>A</td><td>6.953</td></tr><tr><td>B</td><td>6.953</td></tr><tr><td>C</td><td>6.953</td></tr><tr><td>D</td><td>6.953</td></tr></tbody></table>		Ci(fF)	A	6.953	B	6.953	C	6.953	D	6.953
A	B	C	D	Out1	Out2																																											
0	X	X	X	1	0																																											
X	0	X	X	1	0																																											
X	X	0	X	1	0																																											
X	X	X	0	1	0																																											
1	1	1	1	0	1																																											
	Ci(fF)																																															
A	6.953																																															
B	6.953																																															
C	6.953																																															
D	6.953																																															

Height	Width	Area	Equivalent Gate	Drive
53 λ	54 λ	2862 λ <sup>2</sup>	2.5	1X

### Logic Equation

$$\text{Out1} = \overline{A \times B \times C \times D}$$

$$\text{Out2} = A \times B \times C \times D$$

### Delay Characteristics:


$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$Tpd0 \rightarrow 1 \text{ NAND} ..... 43 + 574 \times C[\text{OUT1}]$$

$$Tpd1 \rightarrow 0 \text{ NAND} ..... 149 + 1848 \times C[\text{OUT1}]$$

$$Tpd0 \rightarrow 1 \text{ AND} ..... 186 + 1848 \times C[\text{OUT1}] + 1377 \times C[\text{OUT2}]$$

$$Tpd1 \rightarrow 0 \text{ AND} ..... 68 + 574 \times C[\text{OUT1}] + 940 \times C[\text{OUT2}]$$



## 2-Input NOR

NOR2

### Description: 2-Input NOR Gate

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                          File: Tanner.TIB.Samples  
    TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                         Module: NOR2  
    TannerLb\scmos\scmos.tdb  
Mapping Macros: GateSim:                 File: TannerLb\nettran\scmos\scms2sim.mac  
    TannerLb\nettran\scmos\scms2tpr.mac  
    L-Edit/SPR: TannerLb\scmos\scmos.tpr.mac

Logic Symbol	Truth Table	Capacitance																		
	<table border="1"><thead><tr><th>A</th><th>B</th><th>Out</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>X</td><td>1</td><td>0</td></tr><tr><td>1</td><td>X</td><td>0</td></tr></tbody></table>	A	B	Out	0	0	1	X	1	0	1	X	0	<table border="1"><thead><tr><th></th><th>C<sub>i</sub>(fF)</th></tr></thead><tbody><tr><td>A</td><td>6.953</td></tr><tr><td>B</td><td>6.953</td></tr></tbody></table>		C <sub>i</sub> (fF)	A	6.953	B	6.953
A	B	Out																		
0	0	1																		
X	1	0																		
1	X	0																		
	C <sub>i</sub> (fF)																			
A	6.953																			
B	6.953																			

Height	Width	Area	Equivalent Gate	Drive
53 λ	25 λ	1325 λ <sup>2</sup>	1	1X

### Logic Equation


$$\text{Out} = \overline{A + B}$$

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_{pd0} \rightarrow 1 \dots 31 + 1044 \times C[\text{OUT}]$$

$$T_{pd1} \rightarrow 0 \dots 20 + 587 \times C[\text{OUT}]$$



## 2-Input NOR / OR

NOR2C

**Description:** 2-Input NOR Gate with Complementary Output

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit Module: NOR2C  
Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																						
	<table border="1"><thead><tr><th>A</th><th>B</th><th>Out1</th><th>Out2</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>X</td><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>X</td><td>0</td><td>1</td></tr></tbody></table>	A	B	Out1	Out2	0	0	1	0	X	1	0	1	1	X	0	1	<table border="1"><thead><tr><th></th><th>Ci(fF)</th></tr></thead><tbody><tr><td>A</td><td>6.953</td></tr><tr><td>B</td><td>6.953</td></tr></tbody></table>		Ci(fF)	A	6.953	B	6.953
A	B	Out1	Out2																					
0	0	1	0																					
X	1	0	1																					
1	X	0	1																					
	Ci(fF)																							
A	6.953																							
B	6.953																							

Height	Width	Area	Equivalent Gate	Drive
53 λ	37 λ	1961 λ <sup>2</sup>	1.5	1X

### Logic Equation

$$\text{Out1} = \overline{A + B}$$
$$\text{Out2} = A + B$$

### Delay Characteristics:


$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$Tpd0 \rightarrow 1 \text{ NOR} ..... 37 + 1042 \times C[\text{OUT1}]$$

$$Tpd1 \rightarrow 0 \text{ NOR} ..... 23 + 585 \times C[\text{OUT1}]$$

$$Tpd0 \rightarrow 1 \text{ OR} ..... 42 + 585 \times C[\text{OUT1}] + 852 \times C[\text{OUT2}]$$

$$Tpd1 \rightarrow 0 \text{ OR} ..... 59 + 1042 \times C[\text{OUT1}] + 1083 \times C[\text{OUT2}]$$



## 3-Input NOR

NOR3

### Description: 3-Input NOR Gate

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                Module: NOR3  
Mapping Macros: GateSim:        File: TannerLb\scmos\scmos.tdb  
                                      Cell: NOR3  
                                      TannerLb\nettran\scmos\scms2sim.mac  
                                      TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																												
	<table border="1"><thead><tr><th>A</th><th>B</th><th>C</th><th>Out</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>X</td><td>X</td><td>1</td><td>0</td></tr><tr><td>X</td><td>1</td><td>X</td><td>0</td></tr><tr><td>1</td><td>X</td><td>X</td><td>0</td></tr></tbody></table>	A	B	C	Out	0	0	0	1	X	X	1	0	X	1	X	0	1	X	X	0	<table border="1"><thead><tr><th></th><th>Ci(fF)</th></tr></thead><tbody><tr><td>A</td><td>6.953</td></tr><tr><td>B</td><td>6.953</td></tr><tr><td>C</td><td>6.953</td></tr></tbody></table>		Ci(fF)	A	6.953	B	6.953	C	6.953
A	B	C	Out																											
0	0	0	1																											
X	X	1	0																											
X	1	X	0																											
1	X	X	0																											
	Ci(fF)																													
A	6.953																													
B	6.953																													
C	6.953																													

Height	Width	Area	Equivalent Gate	Drive
53 λ	35 λ	1855 λ <sup>2</sup>	1.5	1X

### Logic Equation


$$\text{Out} = \overline{A + B + C}$$

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_{pd0} \rightarrow 1 \dots 82 + 1556 \times C[\text{OUT}]$$

$$T_{pd1} \rightarrow 0 \dots 31 + 622 \times C[\text{OUT}]$$



## 3-Input NOR / OR

NOR3C

**Description:** 3-Input NOR Gate with Complementary Output

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit Module: NOR3C  
Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																	
	<table border="1"><thead><tr><th>A</th><th>B</th><th>C</th><th>Out1</th><th>Out2</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>X</td><td>X</td><td>1</td><td>0</td><td>1</td></tr><tr><td>X</td><td>1</td><td>X</td><td>0</td><td>1</td></tr><tr><td>1</td><td>X</td><td>X</td><td>0</td><td>1</td></tr></tbody></table>	A	B	C	Out1	Out2	0	0	0	1	0	X	X	1	0	1	X	1	X	0	1	1	X	X	0	1	<table border="1"><thead><tr><th></th><th>Ci(fF)</th></tr></thead><tbody><tr><td>A</td><td>6.953</td></tr><tr><td>B</td><td>6.953</td></tr><tr><td>C</td><td>6.953</td></tr></tbody></table>		Ci(fF)	A	6.953	B	6.953	C	6.953
A	B	C	Out1	Out2																															
0	0	0	1	0																															
X	X	1	0	1																															
X	1	X	0	1																															
1	X	X	0	1																															
	Ci(fF)																																		
A	6.953																																		
B	6.953																																		
C	6.953																																		

Height	Width	Area	Equivalent Gate	Drive
53 λ	45 λ	2385 λ <sup>2</sup>	2	1X

### Logic Equation

$$\text{Out1} = \overline{A + B + C}$$
$$\text{Out2} = A + B + C$$

### Delay Characteristics:


$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$Tpd0 \rightarrow 1 \text{ NOR} ..... 89 + 1556 \times C[\text{OUT1}]$$

$$Tpd1 \rightarrow 0 \text{ NOR} ..... 34 + 625 \times C[\text{OUT1}]$$

$$Tpd0 \rightarrow 1 \text{ OR} ..... 57 + 625 \times C[\text{OUT1}] + 887 \times C[\text{OUT2}]$$

$$Tpd1 \rightarrow 0 \text{ OR} ..... 118 + 1556 \times C[\text{OUT1}] + 1259 \times C[\text{OUT2}]$$




## 4-Input NOR

NOR4

### Description: 4-Input NOR Gate

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: Tanner.TIB.Samples  
                                       TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                Module: NOR4  
                                      TannerLb\scmos\scmos.tdb  
Mapping Macros: GateSim:        File: TannerLb\nettran\scmos\scms2sim.mac  
                                      TannerLb\nettran\scmos\scms2tpr.mac  
                                      L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																								
	<table border="1"><thead><tr><th>A</th><th>B</th><th>C</th><th>D</th><th>Out</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>X</td><td>X</td><td>X</td><td>1</td><td>0</td></tr><tr><td>X</td><td>X</td><td>1</td><td>X</td><td>0</td></tr><tr><td>X</td><td>1</td><td>X</td><td>X</td><td>0</td></tr><tr><td>1</td><td>X</td><td>X</td><td>X</td><td>0</td></tr></tbody></table>	A	B	C	D	Out	0	0	0	0	1	X	X	X	1	0	X	X	1	X	0	X	1	X	X	0	1	X	X	X	0	<table border="1"><thead><tr><th></th><th>Ci(fF)</th></tr></thead><tbody><tr><td>A</td><td>6.953</td></tr><tr><td>B</td><td>6.953</td></tr><tr><td>C</td><td>6.953</td></tr><tr><td>D</td><td>6.953</td></tr></tbody></table>		Ci(fF)	A	6.953	B	6.953	C	6.953	D	6.953
A	B	C	D	Out																																						
0	0	0	0	1																																						
X	X	X	1	0																																						
X	X	1	X	0																																						
X	1	X	X	0																																						
1	X	X	X	0																																						
	Ci(fF)																																									
A	6.953																																									
B	6.953																																									
C	6.953																																									
D	6.953																																									

Height	Width	Area	Equivalent Gate	Drive
53 λ	41 λ	2173 λ <sup>2</sup>	2	1X

### Logic Equation


$$\text{Out} = \overline{A + B + C + D}$$

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_{pd0} \rightarrow 1 \dots 131 + 2081 \times C[\text{OUT}]$$

$$T_{pd1} \rightarrow 0 \dots 33 + 660 \times C[\text{OUT}]$$



## 4-Input NOR / OR

NOR4C

**Description:** 4-Input NOR Gate with Complementary Output

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit Module: NOR4C  
Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																																														
	<table border="1"><thead><tr><th>A</th><th>B</th><th>C</th><th>D</th><th>Out1</th><th>Out2</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>X</td><td>X</td><td>X</td><td>1</td><td>0</td><td>1</td></tr><tr><td>X</td><td>X</td><td>1</td><td>X</td><td>0</td><td>1</td></tr><tr><td>X</td><td>1</td><td>X</td><td>X</td><td>0</td><td>1</td></tr><tr><td>1</td><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td></tr></tbody></table>	A	B	C	D	Out1	Out2	0	0	0	0	1	0	X	X	X	1	0	1	X	X	1	X	0	1	X	1	X	X	0	1	1	X	X	X	0	1	<table border="1"><thead><tr><th></th><th>Ci(fF)</th></tr></thead><tbody><tr><td>A</td><td>6.953</td></tr><tr><td>B</td><td>6.953</td></tr><tr><td>C</td><td>6.953</td></tr><tr><td>D</td><td>6.953</td></tr></tbody></table>		Ci(fF)	A	6.953	B	6.953	C	6.953	D	6.953
A	B	C	D	Out1	Out2																																											
0	0	0	0	1	0																																											
X	X	X	1	0	1																																											
X	X	1	X	0	1																																											
X	1	X	X	0	1																																											
1	X	X	X	0	1																																											
	Ci(fF)																																															
A	6.953																																															
B	6.953																																															
C	6.953																																															
D	6.953																																															

Height	Width	Area	Equivalent Gate	Drive
53 λ	49 λ	2597 λ <sup>2</sup>	2.5	1X

### Logic Equation

$$\text{Out1} = \overline{A + B + C + D}$$

$$\text{Out2} = A + B + C + D$$

### Delay Characteristics:


$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$Tpd0 \rightarrow 1 \text{ NOR} ..... 145 + 2076 \times C[\text{OUT1}]$$

$$Tpd1 \rightarrow 0 \text{ NOR} ..... 37 + 652 \times C[\text{OUT1}]$$

$$Tpd0 \rightarrow 1 \text{ OR} ..... 61 + 652 \times C[\text{OUT1}] + 912 \times C[\text{OUT2}]$$

$$Tpd1 \rightarrow 0 \text{ OR} ..... 178 + 2076 \times C[\text{OUT1}] + 1408 \times C[\text{OUT2}]$$




# Schmitt Trigger Inverter

SINV

## Description: Schmitt Trigger Inverter

Library: Tanner mAMIs05DL      Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit      File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit      Module: SINV  
Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance								
	<table border="1"><thead><tr><th>A</th><th>Y</th></tr></thead><tbody><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></tbody></table>	A	Y	0	1	1	0	<table border="1"><thead><tr><th>Ci(fF)</th></tr></thead><tbody><tr><td>A 13.905</td></tr></tbody></table>	Ci(fF)	A 13.905
A	Y									
0	1									
1	0									
Ci(fF)										
A 13.905										

Height	Width	Area	Equivalent Gate	Drive
53 λ	53 λ	2809 λ <sup>2</sup>	1.5	1X

## Logic Equation

$$\text{Out} = \overline{A}$$

## Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$

$$T_{pd0} \rightarrow 1 \dots 37 + 971 \times C[\text{OUT}]$$


$$T_{pd1} \rightarrow 0 \dots 34 + 983 \times C[\text{OUT}]$$

$$V_T + \dots 1.97V \quad (\text{VDD} = 3.3V)$$

$$V_T - \dots 1.28V \quad (\text{VDD} = 3.3V)$$

# Schmitt Trigger Inverter Layout

SINV



## 2-Input Exclusive-NOR

XNOR2

### Description: 2-Input Exclusive-NOR Gate

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                Module: XNOR2  
Mapping Macros: GateSim:        File: TannerLb\scmos\scmos.tdb  
                                      Cell: XNOR2  
                                      TannerLb\nettran\scmos\scms2sim.mac  
                                      TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																					
	<table border="1"><thead><tr><th>A</th><th>B</th><th>Out</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></tbody></table>	A	B	Out	0	0	1	0	1	0	1	0	0	1	1	1	<table border="1"><thead><tr><th></th><th>C<sub>i</sub>(fF)</th></tr></thead><tbody><tr><td>A</td><td>13.905</td></tr><tr><td>B</td><td>13.905</td></tr></tbody></table>		C <sub>i</sub> (fF)	A	13.905	B	13.905
A	B	Out																					
0	0	1																					
0	1	0																					
1	0	0																					
1	1	1																					
	C <sub>i</sub> (fF)																						
A	13.905																						
B	13.905																						

Height	Width	Area	Equivalent Gate	Drive
53 λ	54 λ	2862 λ <sup>2</sup>	2.75	1X

### Logic Equation

$$\text{Out} = (A \times B) + (\bar{A} \times \bar{B})$$

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$


$$T_{pd0} \rightarrow 1 \dots 65 + 592 \times C[\text{OUT}]$$

$$T_{pd1} \rightarrow 0 \dots 46 + 955 \times C[\text{OUT}]$$

## 2-Input Exclusive-NOR

## Layout

## XNOR2



## 2-Input Exclusive-OR

XOR2

### Description: 2-Input Exclusive-OR Gate

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                Module: XOR2  
Mapping Macros: GateSim:        File: TannerLb\scmos\scmos.tdb  
                                      Cell: XOR2  
                                      TannerLb\nettran\scmos\scms2sim.mac  
                                      TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance																					
	<table border="1"><thead><tr><th>A</th><th>B</th><th>Out</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></tbody></table>	A	B	Out	0	0	0	0	1	1	1	0	1	1	1	0	<table border="1"><thead><tr><th></th><th>C<sub>i</sub>(fF)</th></tr></thead><tbody><tr><td>A</td><td>13.905</td></tr><tr><td>B</td><td>13.905</td></tr></tbody></table>		C <sub>i</sub> (fF)	A	13.905	B	13.905
A	B	Out																					
0	0	0																					
0	1	1																					
1	0	1																					
1	1	0																					
	C <sub>i</sub> (fF)																						
A	13.905																						
B	13.905																						

Height	Width	Area	Equivalent Gate	Drive
53 λ	54 λ	2862 λ <sup>2</sup>	2.75	1X

### Logic Equation

$$\text{Out} = (A \times \bar{B}) + (\bar{A} \times B)$$

### Delay Characteristics:

$$T_{pd} = t_0 + \frac{dt}{dc} \times C_L$$


Tpd0 → 1.....48 + 991 × C[OUT]

Tpd1 → 0.....64 + 634 × C[OUT]

## 2-Input Exclusive-OR

## Layout

## XOR2




## Input Port

PORTBUFI

**Description:** Buffered Input Port with Complementary Signals

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: Tanner.TIB.Samples  
                                       TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                Module: PortBufI  
                                      TannerLb\scmos\scmos.tdb  
Mapping Macros: GateSim:        File: TannerLb\nettran\scmos\scms2sim.mac  
                                      TannerLb\nettran\scmos\scms2tpr.mac  
                                      L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance									
	<table border="1"><thead><tr><th>PAD</th><th>DI</th><th>DIB</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></tbody></table>	PAD	DI	DIB	0	0	1	1	1	0	N/A
PAD	DI	DIB									
0	0	1									
1	1	0									

Height	Width	Area	Equivalent Gate	Drive
70 $\lambda$	94 $\lambda$	6580 $\lambda^2$	N/A	N/A

### Logic Equation


$$DI = In$$

$$DIB = \overline{In}$$

### Delay Characteristics:

N/A

Input Port	Layout	PORTBUFI
------------	--------	----------




## Output Port

## PORTBUFO

**Description:** Buffered Output Port used for Core routing

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                Module: PortBufO  
Mapping Macros: GateSim:        File: TannerLb\scmos\scmos.tdb  
                    L-Edit/SPR:      Cell: PortBufO  
                    TannerLb\nettran\scmos\scms2sim.mac  
                    TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance						
	<table border="1"><thead><tr><th>DO</th><th>PAD</th></tr></thead><tbody><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></tbody></table>	DO	PAD	0	0	1	1	N/A
DO	PAD							
0	0							
1	1							

Height	Width	Area	Equivalent Gate	Drive
70 $\lambda$	94 $\lambda$	6580 $\lambda^2$	N/A	N/A

### Logic Equation

DO = Out


Delay Characteristics:

N/A

## Output Port

## Layout

## PORTBUFO




## Ground Port

PORTGND

**Description:** Ground Port used for core routing

Library: Tanner mAMIs05DL    Primitive Set: Tanner SC莫斯.Cells  
Schematic: S-Edit                  File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                Module: PortGnd  
Mapping Macros: GateSim:        File: TannerLb\scmos\scmos.tdb  
                                      Cell: PortGnd  
                                      L-Edit/SPR: TannerLb\nettran\scmos\scms2sim.mac  
                                      TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance
	N/A	N/A

Height	Width	Area	Equivalent Gate	Drive
70 $\lambda$	94 $\lambda$	6580 $\lambda^2$	N/A	N/A

### Logic Equation


Port = 0

**Delay Characteristics:** N/A

## Ground Port

## Layout

## PORTGND




## **Input/Output Port**

**PORTIO**

### **Description:** Input/Output Port

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                Module: PortIO  
Mapping Macros: GateSim:        File: TannerLb\scmos\scmos.tdb  
                                    Cell: PortIO  
                                    L-Edit/SPR: TannerLb\nettran\scmos\scms2sim.mac  
                                    TannerLb\nettran\scmos\scms2tpr.mac


Logic Symbol	Truth Table	Capacitance
	N/A	N/A

Height	Width	Area	Equivalent Gate	Drive
70 $\lambda$	20 $\lambda$	1400 $\lambda^2$	N/A	N/A

### **Logic Equation**

**Delay Characteristics:** N/A

Input/Output Port	Layout	PORTIO
-------------------	--------	--------



Abus SIGNAL

## Ring Corner Port

PORTRC

### Description: Ring Corner Port

Library: Tanner mAMIs05DL    Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit                  File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit                Module: PortRC  
Mapping Macros: GateSim:        File: TannerLb\scmos\scmos.tdb  
                                      Cell: PortRC  
                                      TannerLb\nettran\scmos\scms2sim.mac  
                                      TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance
N/A	N/A	N/A

Height	Width	Area	Equivalent Gate	Drive
70 $\lambda$	70 $\lambda$	4900 $\lambda^2$	N/A	N/A

### Logic Equation

N/A

Delay Characteristics:              N/A



MOSIS AMI 0.5 $\mu$  – mAMIs05DL  
Scalable Digital Standard Cell Library


Rev. A  
PORTRC

Page  
1 of 4

## Ring Corner Port

## Layout

## PORTRC




## Power Port

PORTVDD

**Description:** Power Port used for core routing

Library: Tanner mAMIs05DL Primitive Set: Tanner SCMOS.Cells  
Schematic: S-Edit File: TannerLb\scmos\scmos.sdb  
Mask layout: L-Edit Module: PortVdd  
Mapping Macros: GateSim: TannerLb\nettran\scmos\scms2sim.mac  
L-Edit/SPR: TannerLb\nettran\scmos\scms2tpr.mac

Logic Symbol	Truth Table	Capacitance
	N/A	N/A

Height	Width	Area	Equivalent Gate	Drive
70 $\lambda$	94 $\lambda$	6580 $\lambda^2$	N/A	N/A

### Logic Equation

Port = 1

### Delay Characteristics:

N/A

## Power Port

## Layout

## PORTVDD

