Too much is explicit in the source Verilog text:
Although highly concurrent, no indication of what aspects of the concurrency are important.
Cannot use software design paradigms, such as sending a thread between components to express flow control.