

## Building an Internet Router (P33)

Handout 1: What's a router?  
Class project and logistics



**Dr Andrew W. Moore**  
andrew.moore@cl.cam.ac.uk

Thank you supporters:



Michaelmas 2009

Building an Internet Router (P33)  
Handout 1

1

## Some logistics

Web page: <http://www.cl.cam.ac.uk/teaching/0910/P33/>

### TAs:

David Miller (Hardware) [david.miller@cl.cam.ac.uk](mailto:david.miller@cl.cam.ac.uk)  
Stephen Kell (Software) [stephen.kell@cl.cam.ac.uk](mailto:stephen.kell@cl.cam.ac.uk)

### Hot-spare TAs:

Phil Watts (Hardware) [philip.watts@cl.cam.ac.uk](mailto:philip.watts@cl.cam.ac.uk)  
Chris Smowton (Software) [chris.smowton@cl.cam.ac.uk](mailto:chris.smowton@cl.cam.ac.uk)

### Grades:

Mphil (ACS) - Pass / Fail - based on a mark out of 100  
All others (DTC) - Mark out of 100

Michaelmas 2009

Building an Internet Router (P33)  
Handout 1

2

## Some more logistics

Class Mailing list: [bir-list@cl.cam.ac.uk](mailto:bir-list@cl.cam.ac.uk)  
think of this as a self-help mailing list for all of you


Staff Mailing list: [bir-staff@cl.cam.ac.uk](mailto:bir-staff@cl.cam.ac.uk)

Submission mail: [bir-tick@cl.cam.ac.uk](mailto:bir-tick@cl.cam.ac.uk)


Group aliases can appear if you require them.

3

## What is Routing?




## What is Routing?







5


## What is Routing?








6



- ### Per-packet processing in an IP Router
1. Accept packet arriving on an incoming link.
  2. Lookup packet destination address in the forwarding table, to identify outgoing port(s).
  3. Manipulate packet header: e.g., decrement TTL, update header checksum.
  4. Send packet to the outgoing port(s).
  5. Buffer packet in the queue.
  6. Transmit packet onto outgoing link.





### Next steps

- ❖ Explore the web page (<http://www.cl.cam.ac.uk/teaching/0910/P33/>)
- ❖ Decide if you still want to take the class
- ❖ Build a team of 3 people: 2 s/w and 1 h/w
- ❖ Come to SW02 on Tuesday 10am...

We will meet with you every week during class time.

## Using the nf-test machines

- ❖ Each group is allocated an nf-test machine  
(nf-test1,nf-test2,nf-test3,...).nf.cl.cam.ac.uk
- ❖ These machines are headless (no KVM) and located in SW02 (alcove)
- ❖ Login via ssh; set your own password and go  
We suggest running "vncserver" and then using "vncviewer"; as a useful way to leave jobs/desktop running and reconnect if you need to move location.
- ❖ SW02 is a busy classroom - please respect others  
If you need to gain physical access to an nf-test machine  
**Do it quietly!** You maybe refused entry in the afternoons - don't take it personally.

## nf-test machine rules

- ❖ Abuse the machines - that's the end of this module for you - zero tolerance policy.
- ❖ only connect eth0 to the cisco (access) switch
- ❖ these machines run a firewall for a reason
  - if it doesn't work for you, lets fix the rules
- ❖ Play nicely with each other; your interoperability marks depend on it.

## nf-test machine information

- ❖ **Warning:** Files stored on nf-test machines are *not* backed up - and may be lost at any time.
- ❖ You must make sure that you regularly copy your files into your REAL (computer laboratory) home directory as a back-up
- ❖ **Machines fail** - they usually fail 24 hours **before** the big deadline!

## Tree Structure

### NF2

- bin** (scripts for running simulations and setting up the environment)
- bitfiles** (contains the bitfiles for all projects that have been synthesized)
- lib** (stable common modules and common parts needed for simulation/synthesis/design)
- projects** (user projects, including reference designs)

## Tree Structure (2)



### lib

- C** (common software and code for reference designs)
- java** (contains software for the graphical user interface)
- Makefiles** (makefiles for simulation and synthesis)
- Perl5** (common libraries to interact with reference designs and aid in simulation)
- python** (common libraries to aid in regression tests)
- scripts** (scripts for common functions)
- verilog** (modules and files that can be reused for design)

## Tree Structure (3)

### projects

- doc** (project specific documentation)
- include** (contains file to include verilog modules from lib, and creates project specific register defines files)
- regress** (regression tests used to test generated bitfiles)
- src** (contains non-library verilog code used for synthesis and simulation)
- sw** (all software parts of the project)
- synth** (contains user .xco files to generate cores and Makefile to implement the design)
- verif** (simulation tests)



- ### State Diagram to Verilog (2)
- **Projects:**
    - Each design represented by a project  
Format: NF2/projects/<proj\_name>
    - e.g., NF2/projects/bir\_starter
    - Consists of:
      - Verilog source      • Libraries
      - Simulation tests    • Optional software
      - Hardware tests
    - What is Missing?
      - refer to the web page
      - “Implement four port hard-wired switch” is the start.
- Building an Internet Router (P33) Michaelmas 2009 27

- ### State Diagram to Verilog (3)
- **Projects (cont):**
    - Pull in modules from NF2/lib/verilog
      - Generic modules that are re-used in multiple projects
      - Specify shared modules in project's include/lib\_modules.txt
    - Local src modules override shared modules
    - bir\_starter:
      - Local in\_arb\_regs.v input\_arbiter.v output\_port\_lookup.v
      - Everything else: shared modules
- Building an Internet Router (P33) Michaelmas 2009 28

- ### Testing: Simulation (1)
- **Simulation allows testing without requiring lengthy synthesis process**
  - **NetFPGA provides Perl simulation infrastructure to:**
    - Send/receive packets
      - Physical ports and CPU
    - Read/write registers
    - Verify results
  - **Simulations run in ModelSim/VCS**
- Building an Internet Router (P33) Michaelmas 2009 29

- ### Testing: Simulation (2)
- **Simulations located in project/verif**
  - **Multiple simulations per project**
    - Test different features
  - **Example:**
    - bir\_starter/verif/test\_fwd\_sourcePort0
      - Test forwarding of packets from port 0 to port 1
- Building an Internet Router (P33) Michaelmas 2009 30

## Testing: Simulation (3)

- **Example functions:**
  - nf\_PCI\_read32(delay, batch, addr, expect)
  - nf\_PCI\_write32(delay, batch, addr, value)
  - nf\_packet\_in(port, length, delay, batch, pkt)
  - nf\_expected\_packet(port, length, pkt)
  - nf\_dma\_data\_in(length, delay, port, pkt)
  - nf\_expected\_dma\_data(port, length, pkt)
  - make\_IP\_pkt(length, da, sa, ttl, dst\_ip, src\_ip)

## Running Simulations

- **Use command nf2\_run\_test.pl**
    - Optional parameters
      - --major <major\_name>
      - --minor <minor\_name>
      - --gui (starts the default viewing environment)
- test\_fwd\_sourcePort0  
    ↑      ↑  
  major  minor
- **Problems? check the environment variables reference your project**
    - NF2\_DESIGN\_DIR=/root/NF2/projects/<project>
    - PERL5LIB=/root/NF2/projects/<project>/lib/Perl5:/root/NF2/lib/Perl5:

## Running Simulations

- **When running modelsim interactively:**
  - Click "no" when simulator prompts to finish
  - Changes to code can be recompiled without quitting ModelSim:
    - bash# cd /tmp/(whoami)/verif/<projname>;  
  make model\_sim
    - VSIM 5> restart -f; run -a
  - Problems?
    - do ensure \$NF2\_DESIGN\_DIR is correct

## Synthesis

- **To synthesize your project**
  - Run make in the synth directory  
(/root/NF2/projects/bir\_starter/synth)

## Regression Tests

- **Test hardware module**
- **Perl Infrastructure provided includes:**
  - Read/Write registers
  - Read/Write tables
  - Send Packets
  - Check Counters

## Example Regression Tests

- **For a Router...**
  - Send Packets from CPU
  - Longest Prefix Matching
  - Longest Prefix Matching Misses
  - Packets dropped when queues overflow
  - Receiving Packets with IP TTL <= 1
  - Receiving Packets with IP options or non IPv4
  - Packet Forwarding
  - Dropping packets with bad IP Checksum

## Perl Libraries

- **Specify the Interfaces**
  - eth1, eth2, nf2c0 ... nf2c3
- **Start packet capture on Interfaces**
- **Create Packets**
  - MAC header
  - IP header
  - PDU
- **Read/Write Registers**
- **Read/Write Reference Router tables**
  - Longest Prefix Match
  - ARP
  - Destination IP Filter

## Regression Test Examples

- **Reference Router**
  - Packet Forwarding
    - regress/test\_packet\_forwarding
  - Longest Prefix Match
    - regress/test\_lpm
  - Send and Receive
    - regress/test\_send\_rec

## Creating a Regression Test

- **Useful functions:**
  - nftest\_regwrite(interface, addr, value)
  - nftest\_regread(interface, addr)
  - nftest\_send(interface, frame)
  - nftest\_expect(interface, frame)
- \$pkt = NF2::IP\_pkt->new(len => \$length,  
DA => \$DA, SA => \$SA,  
ttl => \$TTL, dst\_ip => \$dst\_ip,  
src\_ip => \$src\_ip);

## Creating a Regression Test (2)

- **Your task:**
  1. Template files  
`/root/NF2/projects/bir_starter/regress/test_fwd_sourcePort0/run.pl`
  2. Implement your Perl verif tests

## Running Regression Test

- **Run the command**  
`nf2_regress_test.pl --project bir_starter`