

European SystemC Users Group

Nice 2007

The SystemC TLM 2.0

Draft 1 Kit

John Aynsley

Technical Director, Doulos





The SystemC TLM 2.0 Draft 1 Kit


CONTENTS

Introduction

Generic Payloads

Timing Annotation

Layered Standards






OSCI TLM 2.x Agenda

- Timing annotation on core interfaces
 - Generic payloads for memory-mapped busses
 - Analysis ports
- } Draft 1
-
- Cycle accurate modeling
 - Debug interface
 - Configuration interface
 - Interrupt modeling
 - Memory map and register modeling



TLM 2.0 Draft 1 Kit



+ TLM_2.0_Overview.pdf

History
Empty

TLM2.0 examples
Includes Powerpoint

TLM2.0
TLM2.0
TLM2.0
TLM2.0

TLM1.0
TLM1.0
TLM1.0
TLM1.0 +
TLM1.0
TLM2.0



Fundamental Principle of TLM 2.0 draft 1

(Method of) Core TLM Interface TLM Transaction

Diagram illustrating the mapping of the code snippet to the TLM components:

- A red line connects the word `put` to the text "(Method of) Core TLM Interface".
- A red line connects the word `transaction` to the text "TLM Transaction".

```
put( transaction );
```

- TLM transaction only valid for duration of function call
(system transaction sliced-and-diced into independent chunks) ...
... except for pass-by-pointer mode



The SystemC TLM 2.0 Draft 1 Kit

CONTENTS

Introduction

Generic Payloads

Timing Annotation

Payloads for Memory-Mapped Busses

- Generic payloads `tlm_request` and `tlm_response`
- Use for generic PV and PVT modeling whenever possible
- Use standard interpretation for fields whenever possible
- Use custom extension mechanism only when necessary
- Use as starting point for specific protocol implementation



tlm_request


```
template<typename ADDRESS, typename DATA, ...>
class tlm_request { ...
    tlm_command          m_command;
    tlm_mode             m_mode;
    ADDRESS              m_address;
    DATA                *m_data;           // deep copy
    unsigned int         m_block_size;      // size of data array
    const unsigned int   *m_byte_enable;    // may be null
    unsigned int         m_byte_enable_period; // size of byte en array
    tlm_block_mode       m_block_mode;
    unsigned int         m_block_address_incr; // bytes-per-word
    unsigned int         m_priority;
    unsigned int         m_master_thread_id;
    unsigned int         m_transaction_id;
    unsigned int         m_tlm_export_id;   // identifies target export
    std::vector<tlm_custom_base*>
        *m_custom_vector_ptr; }; // custom extensions
```

tlm_response

```
template<typename DATA, ...>
class tlm_response { ...
protected:
    DATA                *m_data;
    unsigned int         m_block_size;
    tlm_status           m_status;
    unsigned int         m_priority;
    unsigned int         m_master_thread_id;
    unsigned int         m_transaction_id;
    unsigned int         m_tlm_export_id;
    std::vector<tlm_custom_base *>
                        *m_custom_vector_ptr;
};
```

Public get/set methods

Approaches to Interoperability





The SystemC TLM 2.0 Draft 1 Kit

CONTENTS

Introduction

Generic Payloads

Timing Annotation




TLM 2.0 Core Interfaces

	Untimed	Timed
Bidirectional Blocking	<pre>void transport(const REQ&, RSP&);</pre>	<pre>void transport(const REQ&, RSP&, sc_time&);</pre>
Unidirectional Blocking	<pre>void put(const T&); void get(T&); void peek(T&);</pre>	<pre>void nb_transport(const REQ&, RSP&);</pre> <i>rsp includes delay or event</i>
Unidirectional Non-Blocking	<pre>bool nb_put(const T&); bool nb_can_put(); sc_event &ok_to_put(); bool nb_get(T&); bool nb_can_get(); sc_event &ok_to_get(); bool nb_peek(T&); ...</pre>	<pre>bool nb_put(const T&, const sc_time&); bool nb_can_put(const sc_time&); bool nb_get(T&, const sc_time&); bool nb_can_get(const sc_time&);</pre>

Transport Interface with Explicit Timing

PV Initiator

PV Target



PV target model


```
void transport(const REQ& rq, RSP& rp)
{
    // do processing
    // ...
    unsigned int latency = ...;
    wait(latency * clk_period);
    rp.get_status().set_ok();
}
```

- Initiation interval $\geq$ latency

Transport Interface with Timing Annotation

PV Initiator

PV Target



PV target model

```
void transport(const REQ& rq, RSP& rp
               sc_time& latency)
{
    // do processing ...

    double lat = ...;
    latency = lat * clk_period;


    rp.get_status().set_ok();
}
```

- Benefits:
 - Not calling wait => fast
 - Flexible - initiation interval < latency
 - Defers realization of timing

Explicit versus Implicit Timing


Compare

```
wait(del);  
nb_put(t);
```




Conceptually,
a delay in the initiator

```
nb_put(t, del);
```



No context switch!

Put/Get Interface with Timing Annotation





The SystemC TLM 2.0 Draft 1 Kit

Introduction

Generic Payloads

Pass-by-Pointer

Timing Annotations

TLM 2.0 Draft 1 for Public Review

Download from www.systemc.org

