

CALL FOR PAPERS


1st European NetFPGA Developers Workshop, Sep. 9-10th, 2010 University of Cambridge, Computer Laboratory

<http://bit.ly/91ovu4>

OR <http://www.cl.cam.ac.uk/research/srg/netos/netfpga/workshop/eurodev2010/>

What have you built with your NetFPGA?

You already know that the NetFPGA implements a Gigabit NIC, a hardware-accelerated Internet router, a traffic generator, and an OpenFlow switch, and more. What else can it do? We invite NetFPGA Developers to come to Cambridge to discuss the newest NetFPGA modules, applications, and hardware.



The 1st European Developers Workshop will be held in Cambridge on September 9-10th, 2010. We invite you to submit a paper and demonstrate your work during the Developers Workshop.

Papers should be in the ACM SIGCOMM-style of between 4 and 8 pages in length.

The NetFPGA workshop is intended to provide a NetFPGA-specific venue. Previous NetFPGA Developers Workshops have seen papers across a range of topics:

- Hardware applications for payload scanning
- Methodology for high-level programming networking hardware
- Testbed deployments
- Data-plane virtualization
- Applications supporting soft radio, and traffic generation

Papers can range from applications that built new HDL for the NetFPGA through to applications built on top of the NetFPGA infrastructure (reference routers and openflow); the criterion is your paper describes work you can demonstrate and, ideally, leads to a code contribution to the NetFPGA project.

Important Dates

- Papers Due: Jul. 9th, 2010
- Notification of Acceptance: Aug. 9th, 2010
- Demonstration Setup (for authors): Sep. 8th, 2010
- Workshop Presentations & Demonstrations: Sep. 9-10th, 2010

Registration and Paper Submission

Registration and Paper submission available at

<http://bit.ly/91ovu4> OR <http://www.cl.cam.ac.uk/research/srg/netos/netfpga/workshop/eurodev2010/>

Programme Chairs

- Andrew Moore, Cambridge Uni., UK
- Satnam Singh, Microsoft Research Cambridge, UK

Programme Committee

- Gianni Antichi, Uni. of Pisa, Italy
- Gordon Brebner, Xilinx, USA
- Nick Feamster, Georgia Tech, USA
- Glen Gibb, Stanford University, USA
- David Greaves, Cambridge Uni., UK
- Jari Keinanen, Ericsson Research, Finland
- Wojciech Koszek, FreeBSD Project, Poland
- John Lockwood, Algo-Logic, USA
- David Miller, Cambridge Uni., UK
- Peter Ogden, Cambridge Uni. / UCL, UK
- Nadi Sarrar, TU Berlin/T-Labs, Germany
- Malcolm Scott, Cambridge Uni. / UCL, UK
- Scott Whyte, Google, USA
- Martin Zadnik, Brno Uni. of Technology, Czech Republic