

NetFPGA Hands-on Tutorial-Workshop



Presented by:

Andrew W. Moore Paolo Costa

(Cambridge University) (Imperial College London)

Tutorial helpers:

Muhammad Shahbaz, Matt Grosvenor (Cambridge University)

with grateful assistance from

Peter Harrison, Gareth Jones, Uli Harder (Imperial College London)

London, UK

June 15th, 2012

<http://NetFPGA.org>



LONDON – June 15th, 2012

1



Welcome

Please organize into teams

2 or 3 People/computer

Printed Slides are available

Slides are also available online

The NetFPGA machines

Username: *root* Password: *on whiteboard*

NetFPGA homepage

<http://NetFPGA.org>



LONDON – June 15th, 2012

2



Tutorial Outline

- **Introduction**
 - Motivation
 - Network Review: Basics of an IP Router
 - Demo 1: Reference Router running on the NetFPGA
- **Exercise 1: Exploring the Reference Router** 10:30 – 11:00 Coffee/Tea break
 - Hardware : NetFPGA Platforms : 1G and 10G
 - Problem: Understanding buffer size requirements in a router
- **Exercise 2: Enhancing the Reference Router** 12:30 – 13:30 Lunch
 - Observing and controlling the queue size
 - NetFPGA Community
 - NetThreads
 - Altera DE4 port
 - NetFPGA in the Classroom
 - Problem: Exploring Controlled packet-loss
- **Exercise 3: Drop 1 in N Packets** 15:00 – 15:30 Coffee/Tea break
- **Concluding Remarks**
 - What next for you?
 - Group Discussion












Motivation




NetFPGA = Networked FPGA

A line-rate, flexible, open networking platform for teaching and research




=

 [Network Interface Card](#)
 [Hardware Accelerated Linux Router](#)
 [IPv4 Reference Router](#)
 [Traffic Generator](#)
 [Openflow Switch](#)
 [More Projects](#)
 [Add Your Project](#)



LONDON – June 15th, 2012


5




NetFPGA consists of...

Four elements:


- **NetFPGA board**
- **Tools + reference designs**
- **Contributed projects**
- **Community**



NetFPGA 1G Board




NetFPGA 10G Board




LONDON – June 15th, 2012

6



NetFPGA Board Comparison




NetFPGA 1G	NetFPGA 10G
4 x 1Gbps Ethernet Ports	4 x 10Gbps SFP+
4.5 MB ZBT SRAM 64 MB DDR2 SDRAM	27 MB QDRII-SRAM 288 MB RLDRAM-II
PCI	PCI Express x8
Virtex II-Pro 50	Virtex 5 TX240T


NetFPGA board

Networking Software running on a standard PC

A hardware accelerator built with Field Programmable Gate Array driving Gigabit network links



PC with NetFPGA



NetFPGA Board

Usage #1

Running the Router Kit

User-space development, 4x1GE line-rate forwarding

The diagram illustrates the architecture of the Router Kit. On the left, a blue box represents the user-space development environment, containing OSPF, BGP, and 'My Protocol' running in the 'user kernel'. Below this is a 'Routing Table'. This user-space layer is connected to a hardware 'IPv4 Router' (red box) which includes a 'Fwding Table' and a 'Packet Buffer'. The router is connected to four '1GE' ports. A dashed box on the right, labeled 'Mirror', indicates a mirrored view of the hardware components.

NetFPGA LONDON – June 15th, 2012 9


Usage #2

Enhancing Modular Reference Designs

Verilog, System Verilog, VHDL, Bluespec....

The diagram shows a modular reference design architecture. On the left, a blue box contains 'CPU' and 'Memory' connected to an 'FPGA' (red box) via a 'PCI' interface. The FPGA is connected to four '1GE' ports. On the right, a detailed view of the FPGA logic shows a 'NetFPGA driver' (green box) connected to 'EDA Tools (Xilinx, Mentor, etc.)'. Below the driver are 'L3 Parse', 'L2 Parse', 'IP Lookup', 'My Block', and 'Out Q Mgmt' modules. A list of steps is provided: 1. Design, 2. Simulate, 3. Synthesize, 4. Download. The text 'Verilog modules interconnected by FIFO interfaces' is at the bottom.

NetFPGA LONDON – June 15th, 2012 10



Tools + Reference Designs 1G

Tools:

- Compile designs
- Verify designs
- Interact with hardware

Reference designs:

- Router (HW)
- Switch (HW)
- Network Interface Card (HW)
- Router Kit (SW)
- SCONE (SW)

NetFPGA LONDON – June 15th, 2012 12 SIGINT/DCS/Performance

Contributed Projects

Project	Contributor
OpenFlow switch	Stanford University
Packet generator	Stanford University
NetFlow Probe	Brno University
NetThreads	University of Toronto
zFilter (Sp)router	Ericsson
Traffic Monitor	University of Catania
DFA	UMass Lowell

More projects:

<http://netfpga.org/foswiki/NetFPGA/OneGig/ProjectTable>
 (pages will be refactored as we integrate NetFPGA10G)



LONDON – June 15th, 2012

13



Community

Wiki

- **Documentation**
 - User' s Guide
 - Developer' s Guide
- **Encourage users to contribute**

Forums

- **Support by users for users**
- **Active community - 10s-100s of posts/week**



LONDON – June 15th, 2012

14



International Community

Over 1,000 users, using 1,900 cards at
150 universities in 32 countries



NetFPGA's Defining Characteristics

- Line-Rate
 - Processes back-to-back packets
 - Without dropping packets
 - At full rate of Gigabit Ethernet Links
 - Operating on packet headers
 - For switching, routing, and firewall rules
 - And packet payloads
 - For content processing and intrusion prevention
- Open-source Hardware
 - Similar to open-source software
 - Full source code available
 - BSD-Style License
 - But harder, because
 - Hardware modules must meeting timing
 - Verilog & VHDL Components have more complex interfaces
 - Hardware designers need high confidence in specification of modules

Test-Driven Design

- **Regression tests**
 - Have repeatable results
 - Define the supported features
 - Provide clear expectation on functionality

- **Example: Internet Router**
 - Drops packets with bad IP checksum
 - Performs Longest Prefix Matching on destination address
 - Forwards IPv4 packets of length 64-1500 bytes
 - Generates ICMP message for packets with TTL ≤ 1
 - Defines how packets with IP options or non IPv4
 - ... and dozens more ...
 - Every feature is defined by a regression test*

Who, How, Why

Who uses the NetFPGA?

- Teachers
- Students
- Researchers

How do they use the NetFPGA?

- To run the Router Kit
- To build modular reference designs
 - IPv4 router
 - 4-port NIC
 - Ethernet switch, ...


Why do they use the NetFPGA?



- To measure performance of Internet systems
- To prototype new networking systems

Lets have an example, but first....


Network review

Internet Protocol (IP)





Basic operation of an IP router



Forwarding tables

IP address } 32 bits wide → ~ 4 billion unique address

Naïve approach:
One entry per address

Entry	Destination	Port
1	0.0.0.0	1
2	0.0.0.1	2
⋮	⋮	⋮
2^{32}	255.255.255.255	12

} ~ 4 billion entries

Improved approach:
Group entries to reduce table size

Entry	Destination	Port
1	0.0.0.0 – 127.255.255.255	1
2	128.0.0.1 – 128.255.255.255	2
⋮	⋮	⋮
50	248.0.0.0 – 255.255.255.255	12

IP addresses as a line

Entry	Destination	Port
1	Cambridge	1
2	Oxford	2
3	Europe	3
4	USA	4
5	Everywhere (default)	5

NetFPGA LONDON – June 15th, 2012 25

Longest Prefix Match (LPM)

Entry	Destination	Port	
1	Cambridge	1	Universities
2	Oxford	2	
3	Europe	3	Continents
4	USA	4	
5	Everywhere (default)	5	Planet

Matching entries:

- Cambridge Most specific
- Europe
- Everywhere

To: Cambridge Data

NetFPGA LONDON – June 15th, 2012 26

Longest Prefix Match (LPM)

Entry	Destination	Port	
1	Cambridge	1	Universities
2	Oxford	2	
3	Europe	3	Continents
4	USA	4	
5	Everywhere (default)	5	Planet

Matching entries:

- Europe Most specific
- Everywhere

To: France Data

NetFPGA LONDON – June 15th, 2012 27

Implementing Longest Prefix Match

Entry	Destination	Port	
1	Cambridge	1	Searching
2	Oxford	2	
4	USA	4	FOUND
5	Everywhere (default)	5	

Most specific
↓
Least specific

NetFPGA LONDON – June 15th, 2012 28

Forwarding tables

IP address } 32 bits wide → ~ 4 billion unique address

Naïve approach:

One entry per address

Entry	Destination	Port
1	0.0.0.0	1
2	0.0.0.1	2
⋮	⋮	⋮
2^{32}	255.255.255.255	12

} ~ 4 billion entries


Improved approach:

Group entries to reduce table size

Entry	Destination	Port
1	0.0.0.0 – 127.255.255.255	1
2	128.0.0.1 – 128.255.255.255	2
⋮	⋮	⋮
50	248.0.0.0 – 255.255.255.255	12



IP addresses as a line



All IP addresses

Entry	Destination	Port
1	Stanford	1
2	Berkeley	2
3	North America	3
4	Asia	4
5	Everywhere (default)	5



Longest Prefix Match (LPM)



Entry	Destination	Port	
1	Stanford	1	Universities
2	Berkeley	2	
3	North America	3	Continents
4	Asia	4	
5	Everywhere (default)	5	Planet

Matching entries:

- Stanford Most specific
- North America
- Everywhere

To:
Stanford

Data


LONDON – June 15th, 2012
31


Longest Prefix Match (LPM)



Entry	Destination	Port	
1	Stanford	1	Universities
2	Berkeley	2	
3	North America	3	Continents
4	Asia	4	
5	Everywhere (default)	5	Planet

Matching entries:

- North America Most specific
- Everywhere

To:
Canada

Data



LONDON – June 15th, 2012
32



Implementing Longest Prefix Match

Entry	Destination	Port	
1	Stanford	1	Searching
2	Berkeley	2	
3	North America	3	
4	Asia	4	FOUND
5	Everywhere (default)	5	

Most specific
 ↓
 Least specific

Basic components of an IP router











Example I

Reference Router running on the NetFPGA

The diagram is branded with NetFPGA LONDON - June 15th, 2012 and includes a slide number 36. A small image of a city skyline is visible in the bottom right corner.









Demo 1 **Cable Configuration for Demo 1**

- **NetFPGA Gigabit Ethernet Interfaces**
 - nf2c3 : Left neighbor in network (green)
 - nf2c2 : Local host interface (red)
 - nf2c0 : Right neighbor in network (green)
- **Host Ethernet Interfaces**
 - eth1 : Local host interface (red)

NetFPGA LONDON – June 15th, 2012 43

Review

NetFPGA as IPv4 router:

- Reference hardware + SCONE software
- Routing protocol discovers topology

Demo:

- Ring topology
- Traffic flows over shortest path
- Broken link: automatically route around failure

NetFPGA LONDON – June 15th, 2012 44

Demo 1

Working IP Router


- **Objectives**
 - Become familiar with Stanford Reference Router
 - Observe PW-OSPF re-routing traffic around a failure

NetFPGA LONDON – June 15th, 2012 45

Demo 1

Streaming Video through the NetFPGA

- **Video server**
 - Source files
`/var/www/html/video`
 - Network URL :
`http://192.168.Net.Host/video`
- **Video client**
 - Windows Media Player
 - Linux mp1ayer
- **Video traffic**
 - MPEG2 HDTV (35 Mbps)
 - MPEG2 TV (9 Mbps)
 - DVI (3 Mbps)
 - WMF (1.7 Mbps)



NetFPGA LONDON – June 15th, 2012 46

Demo 1 Physical Configuration

Key:


eth1 of Host PC
192.168.X.Y

E.G. To stream video from server 4.1, type:

NetFPGA
Router #

```
cd ~/NF2/projects/tutorial_router/sw
./play 192.168.4.1
```

Any PC can stream traffic through multiple NetFPGA routers in the ring topology to any other PC



Demo 1

Step 1 – Observe the Routing Tables

The router is already configured and running on your machines

The routing table has converged to the routing decisions with minimum number of hops

Next, break a link ...

The screenshot shows the Router Control Panel with the following sections:

- Router Quick-start:** Configuration, Statistics, Details tabs. Includes 'Reset to Defaults' button, 'Output queue size in bytes' (512 kB), 'Output queue size in packets' (no limit), and 'Load From File' button.
- Interface Configuration:** Table with columns: Interface, MAC Address, IP Address.

Interface	MAC Address	IP Address
0	aa:bb:cc:dd:ee:01	192.168.29.1
1	aa:bb:cc:dd:ee:02	192.168.30.1
2	aa:bb:cc:dd:ee:03	192.168.28.2
3	aa:bb:cc:dd:ee:04	192.168.27.2
- ARP Table:** Table with columns: Next Hop IP Addr, Next Hop MAC Addr.

Next Hop IP Addr	Next Hop MAC Addr
192.168.27.1	11:22:33:44:02:02
192.168.28.1	11:22:33:44:01:01
192.168.20.1	11:22:33:44:20:01
- Routing Table:** Table with columns: Subnet IP, Subnet Mask, Next Hop IP, Output Ports.

Subnet IP	Subnet Mask	Next Hop IP	Output Ports
192.168.28.1	255.255.255.255	0.0.0.0	2
192.168.27.1	255.255.255.255	0.0.0.0	3
192.168.30.0	255.255.255.0	192.168.30.2	1
192.168.1.0	255.255.255.0	192.168.30.2	1
192.168.3.0	255.255.255.0	192.168.30.2	1
192.168.20.0	255.255.255.0	192.168.27.1	3
192.168.24.0	255.255.255.0	192.168.20.1	3

Demo 1

Step 2 - Dynamic Re-routing



Break the link between video server and video client

Routers re-route traffic around the broken link and video continues playing

Subnet IP	Subnet Mask	Next Hop IP	Remove Entry	Add Entry	Output Ports
192.168.28.1	255.255.255.255	0.0.0.0			2
192.168.27.1	255.255.255.255	0.0.0.0			3
192.168.24.2	255.255.255.255	192.168.20.1			3
192.168.24.1	255.255.255.255	192.168.30.2			1
192.168.30.0	255.255.255.0	192.168.30.2			1
192.168.1.0	255.255.255.0	192.168.30.2			1
192.168.3.0	255.255.255.0	192.168.30.2			1
192.168.20.0	255.255.255.0	192.168.30.2			1
192.168.25.0	255.255.255.0	192.168.20.1			3

Exercise 1

Explore the Reference Router



Exercise 1


Step 1 - Build the Hardware

Close all windows

Start terminal, cd to “NF2/projects/tutorial_router/synth”

Run “make clean”

Start synthesis with “make”



The screenshot shows a terminal window with the following text:


```
root@nf-test9:~/NF2/projects/tutorial_router/synth
File Edit View Terminal Tabs Help
[root@nf-test9 ~]# cd NF2/projects/tutorial_router/synth/
[root@nf-test9 synth]# make
```

NetFPGA LONDON – June 15th, 2012 53

Exercise 1

Step 2 - Run Reference Router

In a new terminal window

```
cd ~/NF2/projects/tutorial_router/sw
```

To use the router hardware, type:

```
./tut_router_gui.pl --use_bin \
../../../../bitfiles/tutorial_router.bit
```

To stream video, run (in a new terminal)

```
cd ~/NF2/projects/tutorial_router/sw
./mp 192.168.x.y where X.Y = 25.1 or 19.1 or 7.1
```

Open a browser for the full list of host IP address

NetFPGA LONDON – June 15th, 2012 54

Exercise 1

Step 4 - Connectivity and Statistics

Ping any addresses 192.168.x.y where x is from 1-20 and y is 1 or 2

Open the statistics tab in the Quickstart window to see some statistics

Explore more statistics in modules under the details tab

The terminal window shows the following output:

```

jnaous@jadsdesktop:~/Desktop$ ping 192.168.17.1
PING 192.168.17.1 (192.168.17.1) 56(84) bytes of data:
64 bytes from 192.168.17.1: icmp_seq=1 ttl=64 time=0.047 ms
64 bytes from 192.168.17.1: icmp_seq=2 ttl=64 time=0.038 ms
64 bytes from 192.168.17.1: icmp_seq=3 ttl=64 time=0.039 ms
64 bytes from 192.168.17.1: icmp_seq=4 ttl=64 time=0.044 ms
64 bytes from 192.168.17.1: icmp_seq=5 ttl=64 time=0.040 ms
64 bytes from 192.168.17.1: icmp_seq=6 ttl=64 time=0.036 ms

```

The Router Control Panel window shows the 'Statistics' tab with four graphs: Port 0 Pkts Rcvd, Port 0 Pkts Sent, Port 1 Pkts Rcvd, and Port 1 Pkts Sent. The 'Details' tab is also visible.

NetFPGA LONDON – June 15th, 2012 55

Exercise 1

Step 5 - Explore Router Architecture

Click the Details tab of the Quickstart window

This is the reference router pipeline – a canonical, simple-to-understand, modular router pipeline

The 'Details' tab shows a diagram of the router pipeline with the following components:

- MAC Rx Q1, CPU Rx Q1, MAC Rx Q2, CPU Rx Q2, MAC Rx Q3, CPU Rx Q3
- Input Addresser
- Output Port Lookup
- Output Queues
- MAC Tx Q1, CPU Tx Q1, MAC Tx Q2, CPU Tx Q2, MAC Tx Q3, CPU Tx Q3

NetFPGA LONDON – June 15th, 2012 56

Exercise 1

Step 6 - Explore Output Queues

Click on the Output Queues module in the Details tab

The page gives configuration details

...and statistics

NetFPGA LONDON – June 15th, 2012 57 SIGMETRICS Performance


First Break

(examine the running router,
watch *Wallace and Gromit*,
or get tea/coffee)

NetFPGA LONDON – June 15th, 2012 58 SIGMETRICS Performance


Hardware Overview

NetFPGA-1G




Xilinx Virtex II Pro 50

- 53,000 Logic Cells
- Block RAMs
- Embedded PowerPC



Network and Memory

- **Gigabit Ethernet**
 - 4 RJ45 Ports
 - Broadcom PHY
- **Memories**
 - 4.5MB Static RAM
 - 64MB DDR2 Dynamic RAM




Other IO

•PCI

- Memory Mapped Registers
- DMA Packet Transferring


•SATA

- Board to Board communication



NetFPGA-10G

- A major upgrade
- State-of-the-art technology




Comparison

NetFPGA 1G	NetFPGA 10G
4 x 1Gbps Ethernet Ports	4 x 10Gbps SFP+
4.5 MB ZBT SRAM 64 MB DDR2 SDRAM	27 MB QDRII-SRAM 288 MB RLDRAM-II
PCI	PCI Express x8
Virtex II-Pro 50	Virtex 5 TX240T


10 Gigabit Ethernet

- **4 SFP+ Cages**
- **AEL2005 PHY**
- **10G Support**
 - Direct Attach Copper
 - 10GBASE-R Optical Fiber
- **1G Support**
 - 1000BASE-T Copper
 - 1000BASE-X Optical Fiber




Others

- **QDRII-SRAM**
 - 27MB
 - Storing routing tables, counters and statistics
- **RLDRAM-II**
 - 288MB
 - Packet Buffering
- **PCI Express x8**
 - PC Interface
- **Expansion Slot**




Xilinx Virtex 5 TX240T

- **Optimized for ultra high-bandwidth applications**
- **48 GTX Transceivers**
- **4 hard Tri-mode Ethernet MACs**
- **1 hard PCI Express Endpoint**



Beyond Hardware



- NetFPGA-10G Board
- Xilinx EDK based IDE
- Reference designs with ARM AXI4
- Software (embedded and PC)
- *Public Repository (GitHub)*
- *Public Wiki (GitHub)*

Registration for access is required – but available without limit

<https://github.com/NetFPGA/NetFPGA-10G-empty/wiki/Going-Beta>



LONDON – June 15th, 2012

69



NetFPGA-1G Cube Systems

- PCs assembled from parts
 - Stanford University
 - Cambridge University
- Pre-built systems available
 - Accent Technology Inc.
- Details are in the Guide

<http://netfpga.org/static/guide.html>



LONDON – June 15th, 2012


70



Rackmount NetFPGA-1G Servers



2U Server
(Dell 2950)



NetFPGA inserts in
PCI or PCI-X slot




1U Server
(Accent Technology Inc.)



Stanford NetFPGA-1G Cluster

Stanford NetFPGA Cluster (NFC)
Internetconnect-side View




Statistics

- Rack of 40
 - 1U PCs with NetFPGAs
- Managed
 - Power
 - Console
 - LANs
- Provides $4 \times 40 = 160$ Gbps of full line-rate processing bandwidth




Understanding Buffer Size Requirements in a Router



LONDON – June 15th, 2012

73



Buffer Requirements in a Router

Buffer size matters:


- Small queues reduce delay
- Large buffers are expensive

Theoretical tools predict requirements

- Queuing theory
- Large deviation theory
- Mean field theory


Yet, there is no direct answer

- Flows have a closed-loop nature
- Question arises on whether focus should be on equilibrium state or transient state




LONDON – June 15th, 2012

74



Rule-of-thumb



- **Universally applied rule-of-thumb:**
 - A router needs a buffer size: $B = 2T \times C$
 - $2T$ is the two-way propagation delay (or just 250ms)
 - C is capacity of bottleneck link
- **Context**
 - Mandated in backbone and edge routers
 - Appears in RFPs and IETF architectural guidelines
 - Already known by inventors of TCP
 - [Van Jacobson, 1988]
 - Has major consequences for router design

The Story So Far

# packets at 10Gb/s	1,000,000	10,000	20
	$2T \times C \xrightarrow{(1)} \frac{2T \times C}{\sqrt{n}} \xrightarrow{(2)} O(\log W)$		

- (1) Assume: Large number of desynchronized flows; 100% utilization
 (2) Assume: Large number of desynchronized flows; <100% utilization

Why 2TxC for a single TCP Flow?

Only W packets may be outstanding

Rule for adjusting W

- If an ACK is received: $W \leftarrow W+1/W$
- If a packet is lost: $W \leftarrow W/2$

LONDON – June 15th, 2012
77

Why 2TxC for a single TCP Flow?

Continuous ARQ (TCP) adapting to congestion


Only W packets may be outstanding

Rule for adjusting W

- If an ACK is received: $W \leftarrow W+1/W$
- If a packet is lost: $W \leftarrow W/2$

Cambridge – September 1st, 2011
78

Time Evolution of a Single TCP Flow



Using NetFPGA to explore buffer size

- Need to reduce buffer size and measure occupancy
- Alas, not possible in commercial routers
- So, we will use the NetFPGA instead

Objective:

- Use the NetFPGA to understand how large a buffer we need for a **single** TCP flow.

Exercise 2: Enhancing the Reference Router

Enhance Your Router

Objectives

- Add new modules to datapath
- Synthesize and test router

Execution

- Open user_datapath.v, uncomment delay/rate/event capture modules
- Synthesize
- After synthesis, test the new system

Exercise 2

Reference Router Pipeline

We need to add two modules

- 1. Event Capture** to capture output queue events (writes, reads, drops)
- 2. Rate Limiter** to create a bottleneck

The diagram illustrates the Reference Router Pipeline. At the top, there are eight input queues: four MAC RxQ and four CPU RxQ. Arrows from these queues point to a central 'Input Arbiter' block. Below the arbiter is an 'Output Port Lookup' block. This block points to a row of eight 'Output Queues'. From each of these queues, an arrow points to a corresponding output queue at the bottom: four MAC TxQ and four CPU TxQ.

NetFPGA LONDON – June 15th, 2012 83

Exercise 2

Enhanced Router Pipeline

We need to add two modules

- 1. Event Capture** to capture output queue events (writes, reads, drops)
- 2. Rate Limiter** to create a bottleneck

The diagram illustrates the Enhanced Router Pipeline. It follows the same structure as the Reference Router Pipeline but with two key additions. An 'Event Capture' block is inserted between the 'Output Port Lookup' and the 'Output Queues'. An arrow points from the text 'to capture output queue events' to this block. Additionally, a 'Rate Limiter' block is placed between the 'Output Queues' and the output queues (MAC TxQ and CPU TxQ). An arrow points from the text 'to create a bottleneck' to this block.

NetFPGA LONDON – June 15th, 2012 84

An aside: emacs Tips

We will modify Verilog source code with **emacs**

- To undo a command, type
 - **ctrl+shift+'**
- To cancel a multi-keystroke command, type
 - **ctrl+g**
- To select lines,
 - **hold shift and press the arrow keys**
- To comment (remove from compilation) selected lines, type
 - **ctrl+c+c**
- To uncomment a commented block,
 - **move the cursor inside the commented block**
 - **type ctrl+c+u**
- To save, type
 - **ctrl+x+s**
- To search for a term, type
 - **ctrl+s search_pattern**

Exercise 2

Step 1 - Open the Source

We will modify the Verilog source code to add event capture and rate limiter modules

We will simply comment and uncomment existing code

Open terminal

Alt-X vhdl-mode<CR>

Type

emacs NF2/projects/tutorial_router/src/
user_data_path.v

```

user_data_path.v
// $Id: user_data_path.v 1633 2007-04-13 00:50:50Z jnaous $
//
// Module: user_data_path.v
// Project: NF2.1
// Description: contains all the user instantiated modules
//
// =====
// =====
// =====
// Even numbered ports are IO sinks/sources
// Odd numbered ports are CPU ports corresponding to
// IO sinks/sources to provide direct access to them
// =====
// =====
module user_data_path
#(parameter DATA_WIDTH = 64,
  parameter CTRL_WIDTH=DATA_WIDTH/8,
  parameter CPCL_NF2_DATA_WIDTH = 32,
  parameter NUM_OUTPUT_QUEUES = 8,
  parameter NUM_INPUT_QUEUES = 8,
  parameter SRAP_DATA_WIDTH = DATA_WIDTH*CTRL_WIDTH,
  parameter SRAP_ADDR_WIDTH = 18)
(
  input [DATA_WIDTH-1:0] in_data_0,
  input [CTRL_WIDTH-1:0] in_ctrl_0,
  input in_w_0,
  output in_r_0_0,
  output in_r_0_1,
  input [DATA_WIDTH-1:0] in_data_1,
  input [CTRL_WIDTH-1:0] in_ctrl_1,
  input in_w_1,
  output in_r_1_0,
  output in_r_1_1,
)

```

Exercise 2

Step 2 - Add Wires

Now we need to add wires to connect the new modules

Search for "new wires" (ctrl +s new wires), then press Enter

Uncomment the wires (ctrl +c+u)

```

user_data_path.v
wire [0:0] qd_reg_addr;
wire [31:0] qd_reg_wn_data;

wire [2:0] qd_signals;
wire [ALL_SIGNAL_IDS_SIZE-1:0] qd_signal_ids;
wire [CTRL_NPCS_DATA_WIDTH*NUM_OUTPUT_QUEUES-1:0] qd_obs_regs;
wire [ALL_SIG_VALUES_SIZE-1:0] qd_signal_values;

// ----- EXCLUDED -----
// new wires - uncomment these
// ----- event capture wires/regs -----
wire [CTRL_WIDTH-1:0] evt_cap_in_ctrl;
wire [DATA_WIDTH-1:0] evt_cap_in_data;
wire
    evt_cap_in_wn;
wire
    evt_cap_in_rdy;
wire [31:0] evt_cap_reg_ack;
wire
    evt_cap_reg_data;
wire
    evt_cap_reg_rdy;

// ----- EXCLUDED -----

```

NetFPGA LONDON – June 15th, 2012 87

Exercise 2

Step 3a - Connect Event Capture

Search for opl_output (ctrl+s opl_output), then press Enter

Comment the four lines above (up, shift + up + up + up + up, ctrl+c+c)

Uncomment the block below to connect the outputs (ctrl+s opl_out, ctrl+c+u)

```

user_data_path.v
// comment the next 4 lines
// ----- EXCLUDED -----
(.out_data (qd_in_data),
.out_ctrl (qd_in_ctrl),
.out_wn (qd_in_wn),
.out_rdy (qd_in_rdy))
// ----- EXCLUDED -----
// opl_output - uncomment these lines
(.out_data (evt_cap_in_data),
.out_ctrl (evt_cap_in_ctrl),
.out_wn (evt_cap_in_wn),
.out_rdy (evt_cap_in_rdy))
// ----- EXCLUDED -----

```

NetFPGA LONDON – June 15th, 2012 88

Exercise 2

Step 3b - Connect the Output Queue Registers

Search for `opl_output`
(`ctrl+s opl_output`, Enter)

Comment the 6 lines
(select the six lines by using `shift+arrow` keys, then type `ctrl+c+c`)

Uncomment the commented block by scrolling down into the block and typing `ctrl+c+u`

```

user_data_path.v
// --- Interface to the input arbiter
in_data      (op_lut_in_data),
in_ctrl     (op_lut_in_ctrl),
in_wr       (op_lut_in_wr),
in_rdy      (op_lut_in_rdy),

// --- Register interface
reg_req_in  (op_lut_in_reg_req),
reg_ack_in  (op_lut_in_reg_ack),
reg_rd_wr_L_in (op_lut_in_reg_rd_wr_L),
reg_addr_in (op_lut_in_reg_addr),
reg_data_in (op_lut_in_reg_data),
reg_src_in  (op_lut_in_reg_src),

// comment the next 6 lines
reg_req_out (eq_in_reg_req),
reg_ack_out (eq_in_reg_ack),
reg_rd_wr_L_out (eq_in_reg_rd_wr_L),
reg_addr_out (eq_in_reg_addr),
reg_data_out (eq_in_reg_data),
reg_src_out (eq_in_reg_src),

/*
// opl_output - uncomment these lines
----- EXCLUDED -----
reg_req_out (evt_cap_in_reg_req),
reg_ack_out (evt_cap_in_reg_ack),
reg_rd_wr_L_out (evt_cap_in_reg_rd_wr_L),
reg_addr_out (evt_cap_in_reg_addr),
reg_data_out (evt_cap_in_reg_data),
reg_src_out (evt_cap_in_reg_src),
----- EXCLUDED -----
*/

// --- Misc
clk      (clk),
reset    (reset));

// uncomment the module here
//-----XEmacs: user_data_path.v (Verilog Font)-----50%-----
Not over a window.
    
```

NetFPGA LONDON – June 15th, 2012 89

Exercise 2

Step 4 - Add the Event Capture Module

Search for `evt_capture_top`
(`ctrl+s evt_capture_top`), then press Enter

Uncomment the block (`ctrl+c+u`)

```

user_data_path.v
// --- Misc
clk      (clk),
reset    (reset));

// uncomment the module here
evt_capture_top(
#(DATA_WIDTH(DATA_WIDTH),
  CTRL_WIDTH(CTRL_WIDTH),
  NUM_REGS_REG_PAIRS(NUM_OUTPUT_QUEUES/2),
  NUM_MONITORED_SIGS(3),
  SIG_VALUE_SIZE(SIG_VALUE_SIZE),
  SIGNAL_ID_SIZE(SIGNAL_ID_SIZE),
  OPLUT_STAGE_NUM(OPLUT_STAGE_NUM),
  CPCLIF2_DATA_WIDTH(CPCLIF2_DATA_WIDTH))
evt_capture_top
// --- Interface to next module
.out_data      (oq_in_data),
.out_ctrl     (oq_in_ctrl),
.out_wr       (oq_in_wr),
.out_rdy      (oq_in_rdy),

// --- Interface to previous module
.in_data      (evt_cap_in_data),
.in_ctrl     (evt_cap_in_ctrl),
.in_wr       (evt_cap_in_wr),
.in_rdy      (evt_cap_in_rdy),

// --- Register interface
.evt_cap_reg_req      (evt_cap_reg_req),
.evt_cap_reg_rd_wr_L (evt_cap_reg_rd_wr_L),
.evt_cap_reg_addr    (evt_cap_reg_addr),
.evt_cap_reg_wr_data (evt_cap_reg_wr_data),
.evt_cap_reg_rd_data (evt_cap_reg_rd_data),
.evt_cap_reg_ack     (evt_cap_reg_ack),

// --- Interface to signals
.signals      (oq_signals),
.signal_values (oq_signal_values),
.signal_ids   (oq_signal_ids),
.reg_values   (oq_regs),

// --- Misc
clk      (clk),
reset    (reset));

output_queues
#(DATA_WIDTH(DATA_WIDTH),
    
```

NetFPGA LONDON – June 15th, 2012 90

Exercise 2

Step 5 - Add the Drop Nth Module

Search for drop_nth_packet (ctrl+s drop_nth_packet), then press Enter

Uncomment the block (ctrl +c+u)

```

user_data_path.v
...
drop_nth_packet
  #(
    DATA_WIDTH(DATA_WIDTH),
    CTRL_WIDTH(CTRL_WIDTH),
    UDP_REG_SRC_WIDTH(UDP_REG_SRC_WIDTH),
    SW_REGS_TAO(7),
    CNTR_REGS_TAO(8))
drop_nth_packet
(
  .in_data          (drop_nth_pkt_in_data),
  .in_ctrl         (drop_nth_pkt_in_ctrl),
  .in_wr           (drop_nth_pkt_in_wr),
  .in_rdy         (drop_nth_pkt_in_rdy),
  .out_data        (eq_in_data),
  .out_ctrl        (eq_in_ctrl),
  .out_wr          (eq_in_wr),
  .out_rdy         (eq_in_rdy)
)
...

```

NetFPGA LONDON – June 15th, 2012 91

Exercise 2

Step 6 - Connect the Output Queue to the Rate Limiter

Search for port_outputs (ctrl +s port_outputs), then press (Enter)

Comment the 4 lines above (select the four lines by using shift+arrow keys), then type (ctrl+c+c)

Uncomment the commented block by scrolling down into the block and typing ctrl+c+u

```

user_data_path.v
...
output_queues
  #(
    DATA_WIDTH(DATA_WIDTH),
    CTRL_WIDTH(CTRL_WIDTH),
    OP1_NF2_DATA_WIDTH(OP1_NF2_DATA_WIDTH),
    OP1_LUT_STAGE_NUM(OP1_LUT_STAGE_NUM),
    NUM_OUTPUT_QUEUES(NUM_OUTPUT_QUEES),
    STAGE_NUM(OQ_STAGE_NUM),
    SW_REGS_TAO(8))
output_queues
(
  // data path interface
  .out_data_0      (out_data_0),
  .out_ctrl_0      (out_ctrl_0),
  .out_wr_0        (out_wr_0),
  .out_rdy_0       (out_rdy_0),
  .out_data_1      (out_data_1),
  .out_ctrl_1      (out_ctrl_1),
  .out_wr_1        (out_wr_1),
  .out_rdy_1       (out_rdy_1),
  // comment the next four lines
  .out_data_2      (out_data_2),
  .out_ctrl_2      (out_ctrl_2),
  .out_wr_2        (out_wr_2),
  .out_rdy_2       (out_rdy_2),
  // port_outputs - uncomment these lines
  .rate_limiter_in_data (rate_limiter_in_data),
  .rate_limiter_in_ctrl (rate_limiter_in_ctrl),
  .rate_limiter_in_wr  (rate_limiter_in_wr),
  .rate_limiter_in_rdy (rate_limiter_in_rdy),
  .out_data_3      (out_data_3),
  .out_ctrl_3      (out_ctrl_3),
  .out_wr_3        (out_wr_3),
  .out_rdy_3       (out_rdy_3),
  .out_data_4      (out_data_4),
  .out_ctrl_4      (out_ctrl_4),
  .out_wr_4        (out_wr_4),
  .out_rdy_4       (out_rdy_4)
)
...

```

NetFPGA LONDON – June 15th, 2012 92

Exercise 2

Step 7 - Connect the Registers

Search for port_outputs (ctrl +s port_outputs), then press (Enter)

Comment the 6 lines (select the six lines by using shift+arrow keys), then type (ctrl+c+c)

Uncomment the commented block by scrolling down into the block and typing (ctrl+c+u)

```

user_data_path v
(out_ctrl_7)
(out_wr_7)
(out_rdy_7)

// --- Interface to the previous module
.in_data (eq_in_data),
.in_ctrl (eq_in_ctrl),
.in_rdy (eq_in_rdy),
.in_wr (eq_in_wr),

// --- Register interface
.reg_req_in (eq_in_reg_req),
.reg_ack_in (eq_in_reg_ack),
.reg_rd_wr_l_in (eq_in_reg_rd_wr_l),
.reg_addr_in (eq_in_reg_addr),
.reg_data_in (eq_in_reg_data),
.reg_src_in (eq_in_reg_src),

// comment the next six lines
.reg_req_out (udp_reg_req_in),
.reg_ack_out (udp_reg_ack_in),
.reg_rd_wr_l_out (udp_reg_rd_wr_l_in),
.reg_addr_out (udp_reg_addr_in),
.reg_data_out (udp_reg_data_in),
.reg_src_out (udp_reg_src_in),
// port_outputs - uncomment these lines
//--- EXCLUDED ---/
.reg_req_out (rate_limiter_in_req),
.reg_ack_out (rate_limiter_in_ack),
.reg_rd_wr_l_out (rate_limiter_in_rd_wr_l),
.reg_addr_out (rate_limiter_in_addr),
.reg_data_out (rate_limiter_in_data),
.reg_src_out (rate_limiter_in_src),

// --- SRAM as interface
.wr_0_addr (wr_0_addr),
.wr_0_req (wr_0_req),
.wr_0_ack (wr_0_ack),
.wr_0_data (wr_0_data),
.rd_0_ack (rd_0_ack),
.rd_0_data (rd_0_data),
.rd_0_req (rd_0_req),
.rd_0_addr (rd_0_addr),
.rd_0_req (rd_0_req),

.sq_abs_regs (sq_abs_regs),
.sq_signals (sq_signals),
.sq_signal_ids (sq_signal_ids),
.sq_signal_values (sq_signal_values),

// --- Misc
.clk (clk),
.reset (reset),

// uncomment the modules here
//--- EXCLUDED ---/
print not defined
    
```

93

Exercise 2

Step 8 - Add Rate Limiter

Scroll down until you reach the next “excluded” block

Uncomment the block containing the rate limiter instantiations.

Scroll into the block, type (ctrl+c+u)

Save (ctrl+x+s)

```

user_data_path v
// --- Misc
.clk (clk),
.reset (reset);

// uncomment the modules here
rate_limiter #(DATA_WIDTH(DATA_WIDTH),
               .CPCI_NF2_DATA_WIDTH(CPCI_NF2_DATA_WIDTH))
(out_data (delay_in_data),
 out_ctrl (delay_in_ctrl),
 out_wr (delay_in_wr),
 out_rdy (delay_in_rdy),

.in_data (rate_limiter_in_data),
.in_ctrl (rate_limiter_in_ctrl),
.in_wr (rate_limiter_in_wr),
.in_rdy (rate_limiter_in_rdy),

// --- Register interface
.rate_limiter_reg_req (rate_limiter_reg_req),
.rate_limiter_reg_rd_wr_l (rate_limiter_reg_rd_wr_l),
.rate_limiter_reg_addr (rate_limiter_reg_addr),
.rate_limiter_reg_data (rate_limiter_reg_data),
.rate_limiter_reg_ack (rate_limiter_reg_ack),

// --- Misc
.clk (clk),
.reset (reset);
    
```

94


Exercise 2

Step 9 - Build the Hardware

Start terminal, cd to “NF2/projects/tutorial_router/synth”

Run “make clean”

Start synthesis with “make”



```

root@nf-test9:~/NF2/projects/tutorial_router/synth
File Edit View Terminal Tabs Help
[root@nf-test9 ~]# cd NF2/projects/tutorial_router/synth/
[root@nf-test9 synth]# make

```

NetFPGA LONDON – June 15th, 2012 95

Second Break

(while hardware compiles)

Lunch is downstairs

NetFPGA LONDON – June 15th, 2012 96

Exercise 2

Observing and Controlling the Queue Size With *YOUR* enhanced router!


Using NetFPGA to explore buffer size

- Need to reduce buffer size and measure occupancy
- Alas, not possible in commercial routers
- So, we will use the NetFPGA instead

Objective:


- Use the NetFPGA to understand how large a buffer we need for a **single** TCP flow.

NetFPGA Hardware Set for Exercise #2



Exercise 2

Setup for the Exercise 2



Exercise 2

Interfaces and Subnets

- eth1 connects your host to your NetFPGA Router
- nf2c2 routes to nf2c1 (your adjacent server)
- eth2 serves web and video traffic to your neighbor
- nf2c0 & nf2c3 (the network ring) are unused

This configuration allows you to modify and test your router without affecting others


NetFPGA LONDON – June 15th, 2012 101

Exercise 2

Cable Configuration for Exercise 2

- **NetFPGA Gigabit Ethernet Interfaces**
 - nf2c2 : Local host interface (red)
 - nf2c1 : Router for adjacent server (blue)
- **Host Ethernet Interfaces**
 - eth1 : Local host interface (red)
 - eth2 : Server for neighbor (blue)

NetFPGA LONDON – June 15th, 2012 102



Exercise 2

Enhanced Router

Objectives

- Observe router with new modules
- New modules: rate limiting, event capture

Execution

- Run event capture router
- Look at routing tables
- Explore details pane
- Start tcp transfer, look at queue occupancy
- Change rate, look at queue occupancy

NetFPGA LONDON – June 15th, 2012 104


Exercise 2

Step 1 - Run Your Enhanced Router

Start terminal and cd to
 NF2/projects/
 tutorial_router/sw/

Type ↙ NB: ..._ADV_...
 ./tut_adv_router_gui.pl -use_bin\
 ../../bitfiles/tutorial_router.bit

A familiar GUI should start



The terminal window shows the following commands and output:

```

root@nf-test9:~/NF2/projects/tutorial_router/sw
File Edit View Terminal Tabs Help
[root@nf-test9 ~]# cd NF2/projects/tutorial_router/sw/
[root@nf-test9 sw]# ./tut_adv_router.pl
  
```

The Router Control Panel GUI shows the following configuration options:

- Router Quickstart: Configuration, Statistics, Details
- Reset to Defaults
- Output queue size in bytes: 512KB
- Output queue size in packets: no limit
- Interface Configuration table with columns: Interface, MAC Address, IP address
- ARP Table with columns: Next Hop IP Addr, Next Hop MAC Addr
- Routing Table with columns: Subnet IP, Subnet Mask, Next Hop IP, Output Ports


NetFPGA LONDON – June 15th, 2012 105 SIGMETRICS Performance

Exercise 2

Step 2 - Explore Your Enhanced Router

Click on the Details tab

A similar pipeline to the one seen previously shown with some additions



The Router Control Panel GUI shows the following details:

- Router Quickstart: Configuration, Statistics, Details
- Input Arbitration: MAC RX Q1, CPU RX Q1, MAC RX Q1, CPU RX Q1, MAC RX Q2, CPU RX Q2, MAC RX Q3, CPU RX Q3
- Input Arbitration
- Output Port Lookup
- Event Capture
- Output Queues
- Output Queues: MAC TX Q1, CPU TX Q1, Rate Limit, CPU TX Q1, MAC TX Q1, CPU TX Q2, MAC TX Q2, CPU TX Q3, MAC TX Q3, CPU TX Q3
- MAC TX Q1

NetFPGA LONDON – June 15th, 2012 106 SIGMETRICS Performance

Exercise 2

Enhanced Router Pipeline

Two modules added

- 1. Event Capture**
to capture output queue events (writes, reads, drops)
- 2. Rate Limiter** to create a bottleneck

NetFPGA LONDON – June 15th, 2012 107 SIGMETRICS Performance

Exercise 2

Step 3 - Decrease the Link Rate

To create bottleneck and show the TCP “sawtooth,” link-rate is decreased.

In the Details tab, click the “Rate Limit” module

Check Enabled

Set link rate to 1.953Mbps

NetFPGA LONDON – June 15th, 2012 108 SIGMETRICS Performance

Exercise 2

Step 4 – Decrease Queue Size

Go back to the Details panel and click on “Output Queues”

Select the “Output Queue 2” tab

Change the output queue size in packets slider to 16

NetFPGA LONDON – June 15th, 2012 109

Exercise 2

Step 5 - Start Event Capture

Click on the Event Capture module under the Details tab

This should start the configuration page

NetFPGA LONDON – June 15th, 2012 110

Exercise 2


Step 6 - Configure Event Capture

Please do these in the **ORDER** below...

Check **Send to local host** to receive events on the local host

Check **Monitor Queue 2** to monitor output queue of MAC port1

Check **Enable Capture** to start event capture



Configuration


- Enable Capture
- Send on port 0
- Send on port 2
- Monitor Queue 0
- Monitor Queue 2
- Monitor Queue 4
- Monitor Queue 6
- Send to local host
- Send on port 1
- Send on port 3
- Monitor Queue 1
- Monitor Queue 3
- Monitor Queue 5
- Monitor Queue 7

NetFPGA LONDON – June 15th, 2012 111

Exercise 2

Step 7 - Start TCP Transfer

We will use *iperf* to run a large TCP transfer and look at queue evolution



Start a new terminal and cd to “NF2/projects/tutorial_router/sw”

Type “./iperf.sh”


NetFPGA LONDON – June 15th, 2012 112

Exercise 2

Step 8 - Look at Event Capture Results

Click on the Event Capture module under the Details tab.

The sawtooth pattern should now be visible.



Event Capture Module

Output Queue 3 | Output Queue 4 | Output Queue 5 | Output Queue 6 | Output Queue 7

Configuration | Output Queue 0 | Output Queue 1 | Output Queue 2

Total number of packet write events: 0
 Total number of packet read events: 0
 Total number of packet drop events: 0

Queue Occupancy (pkts)

Queue Occupancy

0.0000000

0.0000000

time


Num Packets in Queue

Queue Occupancy (bytes)

NetFPGA LONDON – June 15th, 2012 113 SIGMETRICS Performance

Queue Occupancy Charts

Observe the TCP/IP sawtooth – observe the BUFFER occupancy



Queue Occupancy (pkts)

Queue Occupancy

time


Num Packets in Queue

Queue Occupancy (bytes)

Leave the control windows open

NetFPGA LONDON – June 15th, 2012 114 SIGMETRICS Performance



NetFPGA is a Community



Altera-DE4 NetFPGA Reference Router

UMassAmherst

- Migration of NetFPGA infrastructure to DE4 Stratix IV – 4X logic vs. Virtex 2
- PCI Express Gen2 – 5.0Gbps/lane data
- External DDR2 RAM – 8-Gbyte capacity.
- Status: Functional – basic router performance matches current NetFPGA
- Lots of logic for additional functions
- Russ Tessier (tessier@ecs.umass.edu)



Free repository available from UMass in September 2011





LONDON – June 15th, 2012

117



Usage #2 Enhancing Modular Reference Designs




Verilog modules interconnected by FIFO interfaces



LONDON – June 15th, 2012

118





NetThreads, NetThreads-RE, NetTM



U. of Toronto

Martin Labrecque
Gregory Steffan


ECE Dept.

Geoff Salmon
Monia Ghobadi
Yashar Ganjali

CS Dept.

NetFPGA LONDON – June 15th, 2012 120

Soft Processors in FPGAs



- Soft processors: processors in the FPGA fabric
- User uploads program to soft processor
- Easier to program software than hardware in the FPGA
- Could be customized at the instruction level

**Process packets in software!
Fast enough?**

Performance In Packet Processing

- The application defines the requirements



Scientific instruments
(< 100 Mbps/link)



Home networking
(~ 100 Mbps/link)



Edge routing
(≥ 1 Gbps/link)

Are soft processors fast enough?

Realistic Goals

- **1 gigabit stream**
- **2 processors running at 125 MHz**
- **Cycle budget for back-to-back packets:**
 - 152 cycles for minimally-sized 64B packets;
 - 3060 cycles for maximally-sized 1518B packets

Soft processors can perform non-trivial processing at 1gigE!

Latency to answer a ping request:

Quad Xeon server → 48.9 us +/- 17.5 us
 NetThreads in NetFPGA 1G → 5.1 us +/- 0.04us

NetThread projects provide:

- **Efficient multithreaded design**
 - Parallel threads deliver performance
- **System Features**
 - System is easy to program in C
 - Time to results is very short

We hope to see many projects

We also need help:

- e.g. software that could be ported: operating system, lwIP

NetThread followup Questions?

Ask: Martin Labrecque
martinL@eecg.utoronto.ca

- **NetThreads, NetThreads-RE & NetTM available with supporting software at:**

<http://www.netfpga.org/foswiki/bin/view/NetFPGA/OneGig/NetThreads>
<http://www.netfpga.org/foswiki/bin/view/NetFPGA/OneGig/NetThreadsRE>
<http://netfpga.org/foswiki/bin/view/NetFPGA/OneGig/NetTM>

Using the NetFPGA in the Classroom

NetFPGA in the Classroom

- **Stanford University**
 - EE109 "Build an Ethernet Switch"
 - Undergraduate course for all EE students
 - <http://www.stanford.edu/class/ee109/>
 - CS344 "Building an Internet Router" (since '05)
 - Quarter-long course targeted at graduates
 - <http://cs344.stanford.edu>
- **Rice University**
 - Network Systems Architecture (since '08)
 - <http://comp519.cs.rice.edu/>
- **Cambridge University**
 - Build an Internet Router (since '09)
 - Quarter-long course targeted at graduates
 - <http://www.cl.cam.ac.uk/teaching/current/P33/>
- **University of Wisconsin**
 - CS838 "Rethinking the Internet Architecture"
 - <http://pages.cs.wisc.edu/~akelia/CS838/F09/>
- **University of Bonn**
 - "Building a Hardware Router"
 - <http://bit.ly/Kmo0rA>

See: <http://netfpga.org/teachers.html>



LONDON – June 15th, 2012

127



Components of NetFPGA Course

- **Documentation**
 - System Design
 - Implementation Plan
- **Deliverables**
 - Hardware Circuits
 - System Software
 - Milestones
- **Testing**
 - Proof of Correctness
 - Integrated Testing
 - Interoperability
- **Post Mortem**
 - Lessons Learned



LONDON – June 15th, 2012

128




NetFPGA in the Classroom

- **Stanford CS344: “Build an Internet Router”**
 - Courseware available on-line
 - Students work in teams of three
 - 1-2 software
 - 1-2 hardware
 - Design and implement router in 8 weeks
 - Write software for CLI and PW-OSPF
 - Show interoperability with other groups
 - Add new features in remaining two weeks
 - Firewall, NAT, DRR, Packet capture, Data generator, ...



CS344 Milestones



Typical NetFPGA Course Plan

Week	Software	Hardware	Deliver
1	Verify Software Tools	Verify CAD Tools	Write Design Document
2	Build Software Router	Build Non-Learning Switch	Run Software Router
3	Cmd. Line Interface	Build Learning Switch	Run Basic Switch
4	Router Protocols	Output Queues	Run Learning Switch
5	Implement Protocol	Forwarding Path	Interface SW & HW
6	Control Hardware	Hardware Registers	HW/SW Test
7	Interoperate Software & Hardware		Router Submission
8	Plan New Advanced Feature		Project Design Plan
9	Show new Advanced Feature		Demonstration

Presentations



Stanford CS344

<http://cs344.stanford.edu>



Cambridge P33

<http://www.cl.cam.ac.uk/teaching/0910/P33/>

From our classroom to yours...

Exercise 3: Controlled packet-loss

Beyond just observation,
using NetFPGA for an experiment



LONDON – June 15th, 2012

133



Exercise 3

Controlled packet-loss

- Packet networks have loss; evaluating loss we use modeling, simulation, emulation, real-world experiments
- NetFPGA can implement a controlled, packet loss mechanism with none of the disadvantages of emulation...
- Exercise 3: Drop 1 in N Packets....



LONDON – June 15th, 2012

134



Exercise 3

Drop 1 in N Packets

Objectives

- Add counter and FSM to the code
- Synthesize and test router

Execution

- Open drop_nth_packet.v
- Insert counter code
- Synthesize
- After synthesis, test the new system.

NetFPGA LONDON – June 15th, 2012 135

Exercise 3

Our Enhanced Router Pipeline

One module added

- Drop Nth Packet**
to drop every Nth packet from the reference router pipeline

NetFPGA LONDON – June 15th, 2012 136

Exercise 3

New Even-More Enhanced Router Pipeline

One module added

- Drop Nth Packet** to drop every Nth packet from the reference router pipeline

MAC RxQ CPU RxQ MAC RxQ CPU RxQ MAC RxQ CPU RxQ MAC RxQ CPU RxQ
 ↓
 Input Arbiter
 ↓
 Output Port Lookup
 ↓
 Event Capture
 ↓
 Drop Nth Packet
 ↓
 Output Queues
 ↓
 Rate Limiter
 ↓
 MAC TxQ CPU TxQ MAC TxQ CPU TxQ MAC TxQ CPU TxQ

NetFPGA LONDON – June 15th, 2012 137

Exercise 3

Step 1 - Open the Source

We will modify the Verilog source code to add a counter to the drop_nth_packet module

Open terminal
Type “`emacs NF2/projects/tutorial_router/src/drop_nth_packet.v`”

```

drop_nth_packet.v
Module: drop_nth_packet.v
Project: NF2_1
Description: defines a module that drops the nth packet
timescale 1ns/1ps
include "NF_2_1_defines.v"

module drop_nth_packet#
    #parameter DATA_WIDTH = 64,
    #parameter CTRL_WIDTH = 8,
    #parameter UDP_REG_ADDR_WIDTH = 3,
    #parameter SW_REGS_TAG = 4,
    #parameter CTRL_REGS_TAG = 5)
(
    input [DATA_WIDTH-1:0] in_data,
    input [CTRL_WIDTH-1:0] in_ctrl,
    input in_wr,
    output in_rdy,
    output [DATA_WIDTH-1:0] out_data,
    output [CTRL_WIDTH-1:0] out_ctrl,
    output out_wr,
    output out_rdy,
    // --- Register interface
    input reg_req_in,
    input reg_ack_in,
    input [UDP_REG_ADDR_WIDTH-1:0] reg_rd_wr_sel_in,
    input [CTRL_REGS_TAG-1:0] reg_addr_in,
    input [CTRL_REGS_TAG-1:0] reg_data_in,
    input [UDP_REG_SRC_WIDTH-1:0] reg_src_in,
    output reg_req_out,
    output reg_ack_out,
    output [UDP_REG_ADDR_WIDTH-1:0] reg_rd_wr_sel_out,
    output [CTRL_REGS_TAG-1:0] reg_data_out,
    output [CTRL_REGS_TAG-1:0] reg_src_out
);
    
```

NetFPGA LONDON – June 15th, 2012 138

Exercise 3


Step 2 - Add Counter to Module

Add counter using the following signals:

- counter**
 - 16 bit output signal that you should increment on each packet pulse
- rst_counter**
 - reset signal (a pulse input)
- inc_counter**
 - increment (a pulse input)

Search for insert counter
(ctrl+s insert counter, Enter)

Insert counter and save
(ctrl+x+s)



```

drop_nth_packet.v
else begin
    inc_counter = 1;
end
endcase
end
// Counter
always @(posedge clk) begin
    if (reset) begin
        counter <= 0;
    end
    else begin
        /*insert counter code*/
    end
end
always @(posedge clk) begin
    if (reset) begin
        in_fifo_rd_en_2 <= 0;
        out_wr_int <= 0;
    end
    else begin
        in_fifo_rd_en_2 <= in_fifo_rd_en;
    end
end

```

NetFPGA LONDON – June 15th, 2012 139


Exercise 3

Step 3 - Build the Hardware

Start terminal, cd to “NF2/
projects/
tutorial_router/synth”

Run “make clean”

Start synthesis with “make”



```

root@nf-test9:~/NF2/projects/tutorial_router/synth
[root@nf-test9 ~]# cd NF2/projects/tutorial_router/synth/
[root@nf-test9 synth]# make

```

NetFPGA LONDON – June 15th, 2012 140

Third Break

(while hardware compiles)

Step 4 – Test your Router

You can watch the number of received and sent packets to watch the module drop every Nth packet. Ping a local machine (i.e. 192.168.7.1) and watch for missing pings

To run your router:

1- Enter the directory by typing:

```
cd NF2/projects/tutorial_router/sw
```

2- Run the router by typing:

```
./tut_adv_router_gui.pl --use_bin ../bitfiles/tutorial_router.bit
```

To set the value of N (which packet to drop)

```
type regwrite 0x2000704 N
```

(Open a new terminal first)

– replace N with a number (such as 100)

To enable packet dropping, type:

```
regwrite 0x2000700 0x1
```

To disable packet dropping, type:

```
regwrite 0x2000700 0x0
```


Exercise 3

Step 5a – Measurements (network)

- **Explore loss across network**
- **Ping to neighbour's server (and other servers)**
 - Set a loss of 1 in 100 then, similar to Exercise 1
 - Ping 192.168.x.2 (where x is your immediate neighbour's server)
 - What is the loss? 1 in 100?
 - Now, ping any addresses 192.168.x.y where x is from 1-20 and y is 1 or 2
 - Can you compute the loss-rate of a neighbour's router?
 - Apart from ping packets, what other packets might be lost?

(routing activities, control packets, ARP,)

NetFPGA LONDON – June 15th, 2012 143




Exercise 3

Step 5b – Measurements (transport)

- **Determine iperf TCP throughput to neighbour's server for each of several values of N**
 - Similar to Exercise 2, Step 7
 - TCP throughput with:
 - Drop circuit disabled
 - TCP Throughput = _____ Mbps
 - Drop one in N = 10,000 packets
 - TCP Throughput = _____ Mbps
 - Drop one in N = 1,000 packets
 - TCP Throughput = _____ Mbps
 - Drop one in N = 100 packets
 - TCP Throughput = _____ Mbps
- **Explain why TCPs throughput is so low given that only a tiny fraction of packets are lost**

NetFPGA LONDON – June 15th, 2012 144



Exercise 3

Step 5c – Measurements (subjective)



- **Consider video throughput to a neighbour's server for each of several values of N**
 - To stream video, run (in a new terminal)


```
cd ~/NF2/projects/tutorial_router/sw
./mp 192.168.X.Y where X.Y = 25.1 or 19.1 or 7.1
```

Open firefox for the full list of host IP address
 - Similar to Exercise 1, Step 2
 - Subjective video quality...
 - Drop circuit disabled
 - Video Quality = Excellent / Good / Fair / Poor / Bad
 - Drop one in N = 10,000 packets
 - Video Quality = Excellent / Good / Fair / Poor / Bad
 - Drop one in N = 1,000 packets
 - Video Quality = Excellent / Good / Fair / Poor / Bad
 - Drop one in N = 100 packets
 - Video Quality = Excellent / Good / Fair / Poor / Bad

 LONDON – June 15th, 2012 145 

Conclusion

 LONDON – June 15th, 2012 146 

Conclusions

- **NetFPGA Provides**
 - Open-source, hardware-accelerated Packet Processing
 - Modular interfaces arranged in reference pipeline
 - Extensible platform for packet processing
- **NetFPGA Reference Code Provides**
 - Large library of core packet processing functions
 - Scripts and GUIs for simulation and system operation
 - Set of Projects for download from repository
- **The NetFPGA Base Code**
 - Well defined functionality defined by regression tests
 - Function of the projects documented in the Wiki Guide

What to do next?

Explore existing projects:

Project (Title & Summary)	Release Version	Status	Organization	Documentation
IP4 Reference Router	2.1.1	Functional	Stanford University	Guide
Quad-Pet Gigabit NIC	2.1.1	Functional	Stanford University	Guide
Ethernet Switch	2.1.1	Functional	Stanford University	Wiki
Buffer Monitoring System	2.1.1	Functional	Stanford University	Guide
Hardware-Accelerated Linux Router	2.1.1	Functional	Stanford University	Guide
DRAM Router	2.1.1	Functional	Stanford University	Wiki
DRAM Queue Test	2.1.1	Functional	Stanford University	Wiki
Packet Generator	2.1.1	Functional	Stanford University	Wiki
OpenFlow Switch	2.0.0	Functional	Stanford University	Wiki
NetFlow Probe	1.2	Functional	Brown University	Wiki
NetFPGA	2.0	Functional	Stanford University	Wiki and Paper
Fast Return & Multipath Router	2.0	Functional	Stanford University	Wiki
NetThreats	1.2.5	Functional	University of Toronto	Wiki
NetThreats-RE	2.0	Functional	University of Toronto	Wiki
NetDM	2.0	Functional	University of Toronto	Wiki
Precise Traffic Generator	1.2.5	Functional	University of Toronto	Wiki
URL Extraction	2.0	Functional	Univ. of New South Wales	Wiki
iFiber Sponsor (Pub-Sub)	1.2	Functional	Ericsson	Wiki
Wireless Device	2.0	Functional	Microsoft Research	Wiki
RED	2.0	Functional	Stanford University	Wiki
Open Network Lab	2.0	Functional	Washington University	Wiki
IRIS	2.0	Functional	UMass Lowell	Wiki
GPX	1.7	Functional	Xilinx	Wiki
RCP Router	2.0	Functional	Stanford University	Wiki

Networked FPGAs in Research

1. **OpenFlow**
 - <http://OpenFlowSwitch.org/>
2. **Buffer Sizing**
 - Reduce buffer size & measure buffer occupancy
3. **RCP: Congestion Control**
 - New module for parsing and overwriting new packet
 - New software to calculate explicit rates
4. **Deep Packet Inspection (FPX)**
 - TCP/IP Flow Reconstruction
 - Regular Expression Matching
 - Bloom Filters
5. **Packet Monitoring (ICSI)**
 - Network Shunt
6. **Precise Time Protocol (PTP)**
 - Synchronization among Routers

To get started with your project

Prepare for your project

- a) Learn NetFPGA by yourself
- b) *Encourage others to*
Complete a hands-on tutorial *too*
- c) Consider attending (hosting)
a summer school – doesn't have to be summer!

Learn by Yourself

The screenshot shows the NetFPGA website interface. The left sidebar contains a navigation menu with 'Users Guide' circled in red. The main content area displays the 'Introduction' page, which includes a description of NetFPGA as a low-cost platform for teaching networking hardware and router design. A yellow highlight is placed over the text 'Users Guide - for those that have just got their first NetFPGA board'. A green highlight is placed over the text 'NetFPGA website (www.netfpga.org)'.

Learn by Yourself

NetFPGA Home Applications Events News **Forums** About

You are here: [Foswiki](#) > [NetFPGA:OneGig Web](#) > [Develop](#) > [DevelopersGuide](#) (15 Jul 2010, Matt James/Zeng)

Developers Guide

Attention: This guide describes the 2.0 release.

This guide explains the process of developing for the NetFPGA platform. The primary focus is on developing projects, although the lessons also apply to module development.

Hide Contents...

- Contents
 - Overview
 - NetFPGA Directory Structure
 - Creating a new project
 - Build system
 - Build system
 - Build system
 - Simulation
 - Simulation
 - Simulation
 - Simulation
 - Regression tests
 - Regression tests
 - Regression tests
 - Regression tests
 - Backend utilities

Developers Guide

Overview

The NetFPGA platform consists of many elements including the physical hardware, hardware designs that are downloaded to the FPGA, software associated with a particular hardware design, general software tools for interacting with the hardware, and the simulation and synthesis environment for building new designs. Developers will most frequently develop new hardware designs to run on the FPGA and software for use with particular hardware projects.

Developers work with projects and modules. Projects are complete designs, consisting of a hardware component, tests (simulations and hardware regression tests), and associated software components. Modules are small reusable hardware units that are incorporated into projects.

The primary component for a project is typically built by interconnecting a number of reusable modules and some project-specific HDL code. Some projects, notably some of the reference designs, are built entirely by interconnecting modules. The modules are built using the NetFPGA build system. The module consists of HDL code, specification of IP blocks built using the Xilinx Core Generator, and a specification of any registers that the module contains. Associated information is specified using an XML-based system; this system takes care of allocating memory for the registers within each module when the modules are integrated into projects.

NetFPGA Directory Structure

Learn by Yourself

Online tutor – coming soon!

UNIVERSITY OF CAMBRIDGE

Cambridge SystemVerilog Tutor for NetFPGA

Getting Started


Welcome to the Cambridge SystemVerilog Tutor. This is a resource for students to learn the basics of SystemVerilog.

Cambridge Users: <input type="button" value="Login via Raven"/>	External Users: <input type="button" value="Login"/>	Site information For this website to function correctly, you are required to use a browser with cookies enabled, and which can create SSL connections. In addition, Javascript and Flash are used to help teach more effectively, and enabling these technologies is advised, but not strictly required. We believe that this website conforms to today's web standards. Any modern browser should be able to cope but there may be issues with older browsers.
---	--	---

Note: For users with raven accounts, no registration is necessary. Just log in and get started.

Register or Reset account:
Email Address:


Photos from NetFPGA Tutorials



SIGCOMM - Seattle, Washington, USA



SIGMETRICS - San Diego, California, USA



EuroSys - Glasgow, Scotland, U.K.



Beijing, China



Bangalore, India

<http://netfpga.org/pastevents.php> and <http://netfpga.org/upcomingevents.php>



LONDON – June 15th, 2012

155



NetFPGA 2-Day workshop in Cambridge



Want a tutorial/workshop
at your institution?
talk to Andrew

- 20 attendees (full house)
- accommodation for non-locals
- 30% commercial attendees



LONDON – June 15th, 2012

156



Thoughts for (Prospective) Contributors

- **Build Modular components**
 - Describe shared registers (as per 2.0 release)
 - Consider how modules would be used in larger systems
- **Define functionality clearly**
 - Through regression tests
 - With repeatable results
- **Disseminate projects**
 - Post open-source code
 - Document projects on Web, Wiki, and Blog
- **Expand the community of developers**
 - Answer questions in the Discussion Forum
 - Collaborate with your peers to build new applications

Acknowledgments

NetFPGA Team at Stanford University (Past and Present):

Nick McKeown, Glen Gibb, Jad Naous, David Erickson,
G. Adam Covington, John W. Lockwood, Jianying Luo, Brandon Heller, Paul
Hartke, Neda Beheshti, Sara Bolouki, James Zeng,
Jonathan Ellithorpe, Sachidanandan Sambandan, Eric Lo

NetFPGA Team at University of Cambridge (Past and Present):

Andrew Moore, David Miller, Muhammad Shahbaz, Martin Zadnik
For help with todays tutorial

Yury Audzevich, Ed Cree, Andriy Gordiychuk, James Snee

All Community members (including but not limited to):

Paul Rodman, Kumar Sanghvi, Wojciech A. Koszek,
Yahsar Ganjali, Martin Labrecque, Jeff Shafer,
Eric Keller , Tatsuya Yabe, Bilal Anwer,
Yashar Ganjali, Martin Labrecque

Kees Vissers, Michaela Blott, Shep Siegel

Special thanks to our Partners:

Ram Subramanian, Patrick Lysaght, Veena Kumar, Paul Hartke,
Anna Acevedo
Xilinx University Program (XUP)



Other NetFPGA Tutorials Presented At:



UNIVERSITY OF
CAMBRIDGE



SIGMETRICS



CESNET

NICTA



THE UNIVERSITY OF
NEW SOUTH WALES

UNIVERSITY
of
GLASGOW



Indian Institute of Science
Bangalore, India



See: <http://NetFPGA.org/tutorials/>



LONDON – June 15th, 2012

159



Thanks to our Sponsors:

- Support for the NetFPGA project has been provided by the following companies and institutions



Agilent Technologies



Disclaimer: Any opinions, findings, conclusions, or recommendations expressed in these materials do not necessarily reflect the views of the National Science Foundation or of any other sponsors supporting this project.



LONDON – June 15th, 2012

160



Group Discussion

- **Your plans for using the NetFPGA**
 - Teaching
 - Research
 - Other
- **Resources needed for your class**
 - Source code
 - Courseware
 - Examples
- **Your plans to contribute**
 - Expertise
 - Capabilities
 - Collaboration Opportunities

Feedback

- **We thrive on feedback – please fill in the survey now.....**

http://www.netfpga.org/php/tutorial_survey.php

Thanks!

NetFPGA website (www.netfpga.org)