FedRDMA: Communication–Efficient Cross–Silo Federated LLM via Chunked RDMA Transmission

Zeling Zhang, **Dongqi Cai**, Yiran Zhang, Mengwei Xu, Shangguang Wang, Ao Zhou

> Beijing University of Posts and Telecommunications (BUPT) Beiyou Shenzhen Institute




The 4rd Workshop on Machine Learning and Systems, co-located with EuroSys 2024.

Background


Cross-silo FedLLM

&

Communication-Efficient RDMA




Comunication-Efficient RDMA




Challenges:


1. FedLLM communication overhead


Comunication-Efficient RDMA




Comunication-Efficient RDMA








FedRDMA






Challenges of FedRDMA



Optimizations of FedRDMA-E



Evaluation

End to end performance and system cost

Experiment setup

Dataset: AdvertiseGen **Model:** GPT-2

Baselines:

- 1. Vanilla FedLLM
- 2. FedRDMA
- 3. FedRDMA-E

Hyperparameters:

- 1. WAN RTT time: 20ms
- 2. Chunk size: 4MB


Software:

FATE-LLM-1.3.0 atop FATE 1.11.3
RDMA-CORE 37.4


Hardware:

Device	Nums	Device Model	Main Configuration		
TOR Switch	2	HUAWEI CouldEngine 6881-48s6cq	10Gbps Ports*48, 100Gbps Ports*6		
P4 Switch	2	Wedge100BF-32X	100Gbps Ports*32,		
CORE Switch	2	Inspur S6820-48XQ-AC	10Gbps Ports*48, 100Gbps Ports*6		
RDMA NIC	2	NVIDIA ConnectX-6 Dx	100Gbps Ports*2		
Standard NIC	2	Intel X710 for 10 GbE SFP+	10Gbps Ports*2		
			NVIDIA A800 80GB,		
FATE Server	2	HREMUS 8226	Intel Xeon Gold 6226R*2,		
			252GB DDR4 Memory		
			Intel Xeon Gold 5318Y*2,		
MININET	1	H3C UIS 3000G5	378GB DDR4 Memory,		
			BCM57810 10 Gigabit Ethernet*2		

Physical layout and network topology



End-to-end Performance




- FedRDMA was able to reduce end-to-end communication time by 73.9%.
- FedRDMA-E ultimately result in a 33.3% reduction in overall end-toend federated learning time.

Impact of Different Hyperparameters


Bandwidth (Gbps)	1	2	3	4-5	6-9	10	100
Maximum chunk	1GB	1GB	1GB	12MB	4MB	4MB	4MB
Best chunk	1GB	1GB	1GB	4MB	4MB	4MB	4MB
Link-Enable	NO	NO	NO	YES	YES	YES	YES
Latency (s)	8.16	4.10	2.77	~6.57	~6.11	6.00	5.98

- FedRDMA continuously outperforms TCP a lot from 1Gbps to 100Gbps.
- Link-Enable (send a smaller data chunk first) is needed at higher RDMA bandwidths.



Integration with PEFT

Lora Rank	4	8	16	32	64	128	256	512	1024
Data size (MB)	1.1	2.3	4.5	9.0	18.0	36.0	72.0	144.0	288.0
Num of chunks	1	2	4	5	7	12	21	39	75
Link-Enable	NO	YES	YES	YES	YES	YES	YES	YES	YES



- FedRDMA can complement the PEFT method well.
- FedRDMA reduces communication time by over 70% in the majority of cases compared to using PEFT alone.

System Cost

Method	Memory	Time	Power	Energy
FedLLM	13.8MB	24.6s	5.1W	125.2J
FedRDMA	60.0MB	9.4s	18.7W	175.4J
FedRDMA-E	0.025MB	6.0s	18.7W	112.6J

- FedRDMA-E to achieve a 99.9% reduction in memory overhead compared to FedRDMA, demonstrating a significant improvement similar to that of FedLLM.
- FedRDMA reduces the total power consumption for transmission by more than 10%.

CONCLUSION

- **Target:** Leverage RDMA to accelerate federated learning communication on WANs.
- Contribution:
- 1. We conduct preliminary experiments to reveal high communication overhead of cross-silo FedLLM.
- 2. We propose FedRDMA, a communication-efficient FedLLM system featuring chunked RDMA transmission and a series of optimizations.
- 3. We implement FedRDMA atop FATE and conduct extensive experiments to demonstrate it saves up to 3.8× communication time compared to TCP-based FedLLM systems.

Thank you for listening!

Appendix

CONCLUSION AND FUTURE WORK


• Future work:

- Validate FedRDMA on a wider range of models and datasets.
- Extend FedRDMA to more complex WAN environments.
- Facilitate FedRDMA on large-scale cross-silo federated learning deployment.

Thank you for listening!

cdq@bupt.edu.cn

FedRDMA





Optimizations of FedRDMA

