HOME       UP       PREV       NEXT (Hard Pause Mode: Complete Clock Cycle Control)  

Adding Some Net-level I/O Connections

Example: Ethernet Local Link:

        // These are the ports of the circuit
        // (and will appear as ports in the generated Verilog)

        [Kiwi.InputWordPort("rx_data")]
        static byte rx_data;        // Write data to be sent to device

        [Kiwi.InputBitPort("rx_sof_n")]
        static bool rx_sof_n;       // Start of frame indicator

        [Kiwi.InputBitPort("rx_eof_n")]
        static bool rx_eof_n;       // End of frame indicator

        [Kiwi.InputBitPort("rx_src_rdy_n")]
        static bool rx_src_rdy_n;   // Source ready indicator

        [Kiwi.OutputBitPort("rx_dst_rdy_n")]
        static bool rx_dst_rdy_n = !false;   // Destination ready indicator

Attributed nets are used for I/O pads in the hardware.


4: (C) 2011, DJ Greaves, S Singh, University of Cambridge, Computer Laboratory.