

Capabilities in Barreelfish

Mothy, Barreelfish crew, ETH Zurich
Channelling: David Cock, Simon Gerber,
Gerd Zellweger, Reto Achermann, Lukas
Humbel, and others


Delta from seL4: lots of types



- Many simultaneous architectures
 - Types for all hardware structures
- Hamlet:
 - DSL for capability type system
 - Fields, formats, semantics, retype rules
 - Generate dispatch/invoke/retype code



Some of the Barreelfish capability type system



Delta from seL4: physical address spaces



- Capabilities **relative** to some physical address space
 - Lots of these: 32-bit identifier
 - At least one per core, and usually more


⇒ Global ids even for resources that only accessible locally.

- Makes sense for modern hardware:
 - SoC / NoC messes
 - Remote buffer allocation at rackscale
 - Core sequestering in large machines
- Capability resolution process
 - To local address space



Simple example: Xeon Phi

48-bit Host address space



40-bit Xeon Phi address space



Mapped region



Local region




Barrelfish is distributed

- **Multiple** capability databases
 - Coexisting in the same physical address space
- Capabilities must be copied between cores
 - May require **serialization**
 - Over some (not all) message channels
- Implications:
 - Need to identify all local copies of a capability based on bits, not reference.
⇒ Capabilities must be **indexed**



Retyping requires consensus



CHERI and Barreelfish

- Format flexibility is great
 - Easy to represent BF capabilities as CHERI ones
 - Barreelfish mapping caps \Leftrightarrow CHERI virtual caps?
- What privilege is required to retype?
- Big challenges:
 - Serialization
 - Revoke / retype
 - Quickly find all copies / derivations

