Delivery-Date: 
Sender: info-hol-request@lal.cs.byu.edu
Errors-To: info-hol-request@lal.cs.byu.edu
Precedence: bulk
From: Albert Camilleri <ac@gslxsrv.rose.hp.com>
Message-Id: <9405252225.AA17341@gslxsrv.rose.hp.com>
Subject: Job Opportunity in Formal Verification
To: info-hol@cs.uidaho.edu (info-hol), isabelle-users@cl.cam.ac.uk, 
    hwcomp@prg.ox.ac.uk, cav-masses@hohum.stanford.edu, concurrency@cwi.nl, 
    sml-list@cs.cmu.edu, proof-sci@cs.chalmers.se, 
    lprolog@central.cis.upenn.edu, logic@theory.lcs.mit.edu
Date: Wed, 25 May 94 15:25:08 PDT
Cc: bobo@hprpcd.rose.hp.com (Bob Odineal), 
    Marlene_Dresbach@hp5200.desk.hp.com (Marlene Dresbach)
Mailer: Elm [revision: 70.85]


General Systems Lab - Hewlett-Packard, Roseville, California, USA
Re: Formal Verification job openings.
-----------------------------------------------------------------------

Hewlett-Packard is a technological and market leader in RISC computer systems.
We believe that becoming a leader in Formal Verification will help support and
maintain our technological lead.  We are presently hiring verification
engineers with skills and interests in Formal Verification in order to
staff a small-but-growing team whose charter is to apply formal methods
to a wide variety of computer system design problems.  This is an opportunity
to research and develop formal techniques which will have genuine impact
on the computer industry.

Requirements:

o  BS, MS or Ph.D degree in EE, CE, CS, CEE or CSEE.
o  Experience in one of the following areas: VLSI, Firmware, board design
   or system simulation.
o  Solid understanding of computer architecture.
o  Minimum 4 years experience in formal verification.
o  Strong communication and teamwork skills.
o  Must be flexible and willing to work in more than one of the skill
   areas listed above.

In addition to the above requirements, previous experience in one or more
of the following areas is preferred:

o  Integrated circuit design, verification, tools and methodologies.
o  VLSI testing, characterization, diagnostics.
o  CPU board design.
o  RISC Assembly language programming, C programming.
o  Computer systems architecture and design.
o  Behaviorial modeling.


In this position, you will be a member of an exciting lab team responsible
for the definition, design, verification and testing of our leading edge
Mid-Range Computer Servers.

In addition to a broad benefits package which includes relocation
support, you'll enjoy the attractive lifestyle and affordable housing in
Roseville.  Roseville is situated not far from Sacramento, the state's
capital, and both San Francisco and Lake Tahoe are just a few hours away.
The area also offers many recreational choices including boating on
nearby rivers and lakes.

Hewlett-Packard is one of the world's leaders in the research,
development and manufacturing of computing and electronic measuring
equipment for people in business, industry, science, engineering, health
care and education.  HP recently completed its 1993 fiscal year with over
$20 billion in total revenue and rated number two in the U.S. and number
three worldwide in total combined computer systems, software and
peripherals revenue.  The company has enjoyed steady growth and no
unprofitable quarters throughout its history.

For immediate consideration, send your resume to:

   Albert Camilleri
   ac@hprpcd.rose.hp.com  (e-mail)

   OR

   Hewlett-Packard Company
   Attn:  Site Employment, Job Code MD01
   8000 Foothills Blvd
   Roseville,  CA  95747

Hewlett-Packard is an equal employment opportunity employer dedicated to
affirmative action and workforce diversity.