Return-Path: <John.Harrison-request@cl.cam.ac.uk>
Delivery-Date: 
Received: from leopard.cs.byu.edu (no rfc931) by swan.cl.cam.ac.uk 
          with SMTP (PP-6.5) outside ac.uk; Tue, 26 Oct 1993 05:18:59 +0000
Received: by leopard.cs.byu.edu (1.37.109.4/16.2) id AA24119;
          Mon, 25 Oct 93 23:11:45 -0600
Sender: info-hol-request@leopard.cs.byu.edu
Errors-To: info-hol-request@leopard.cs.byu.edu
Precedence: bulk
Received: from dworshak.cs.uidaho.edu by leopard.cs.byu.edu 
          with SMTP (1.37.109.4/16.2) id AA24115; Mon, 25 Oct 93 23:11:43 -0600
Received: from hohum.Stanford.EDU by dworshak.cs.uidaho.edu 
          with SMTP (1.37.109.4/16.2) id AA15221; Mon, 25 Oct 93 22:08:46 -0700
Received: by hohum.Stanford.EDU (5.57/Ultrix3.0-C) id AA21321;
          Mon, 25 Oct 93 21:49:47 PDT
Date: Mon, 25 Oct 93 21:49:47 PDT
From: dill@hohum.Stanford.EDU (David Dill)
Message-Id: <9310260449.AA21321@hohum.Stanford.EDU>
To: info-hol@cs.uidaho.edu
Subject: Computer-Aided Verification (CAV'94) [ascii]

		           CALL FOR PAPERS 

	      CONFERENCE ON COMPUTER-AIDED VERIFICATION
	        Stanford University, Stanford CA, USA
		        June 21 - June 24, 1994


This conference is the sixth in a series dedicated to the advancement of
the theory and practice of computer-assisted formal verification.
Emphasis will be placed on research results that may potentially
result in improved techniques, implementation issues for existing
verification results, and application of methods to real verification
problems.

Special sessions for tutorials and demonstration of verification tools
are planned.  

The boundaries of the conference are not rigid.  In the past,
papers on the following topics have been enthusiastically received:


Application areas:  synchronous and asynchronous circuits, computer
arithmetic, protocols, distributed algorithms, real-time systems,
hybrid systems.

Methods based on: automata, model-checking, automated deduction.

Theoretical issues:  decidability of verification problems and logics,
computational complexity results, verification algorithms.

However, any paper that is of potential interest for computer-aided
verification will be considered.


SUBMISSION:

Electronic submission of Postscript(tm) files is REQUIRED, except for
authors who do not have reasonable access to electronic mail through
Internet, BITNET, etc.  Draft papers should be no more than 10 pages
long (with normal font sizes, line spacing, margins, etc.)  Papers
should provide sufficient detail so that their technical contributions
can be assessed by members of the program committee.  Accepted papers
will be published in the conference proceedings.  Submissions must be
received by January 14, 1994.  Authors will be notified of acceptance
or rejection by March 11, 1994.


Program Chairman:		David L. Dill
				CIS 135
				Stanford, CA  94305-4070
				cav@cs.stanford.edu


Steering Committee:

E. M. Clarke, Carnegie Mellon University, USA
R. P. Kurshan,  AT&T Bell Laboratories, USA
A. Pnueli, Weizmannn Institute, Israel
J. Sifakis, Verimag-IMAG, France


Additional members of the program committee:

R. Alur, AT&T Bell Labs, USA
R. Brayton, U. of California, Berkeley, USA
E. Brinksma, U. of Twente, The Netherlands
R. Bryant, Carnegie Mellon U., USA
R. Cleaveland, N. Carolina St. U. USA
C. Courcoubetis, U. of Crete, Greece
R. de Simone, INRIA, France
A. Emerson, U. of Texas, Austin, USA
M. Fujita, Fujitsu, Japan
S. German, GTE Labs, USA
O. Grumberg, Technion, Israel
N. Halbwachs, France
G. Holzmann, AT&T Bell Labs, USA
K. Larsen, Aalborg U., Denmark
K. McMillan, AT&T Bell Labs, USA
L. Paulson, Cambridge U., United Kingdom
N. Shankar, SRI International, USA
F. Somenzi, U. of Colorado, Boulder, USA
B. Steffen, Techical U. of Aachen, Germany
P. Varaiya, U. of California, Berkeley, USA
P. Wolper, U. de Liege, Belgium
T. Yoneda, Tokyo Inst. of Tech., Japan

