From dcc-workshop@prg.oxford.ac.uk  Sun Jul 15 09:30:10 1990
Received: by iris.ucdavis.edu (5.57/UCD.EECS.2.0)
        id AA00385; Sun, 15 Jul 90 09:30:10 PDT
Received: from ucdavis.ucdavis.edu by clover.ucdavis.edu (5.59/UCD.EECS.1.11)
        id AA15595; Sun, 15 Jul 90 09:33:18 PDT
Received: from nsfnet-relay.ac.uk by ucdavis.ucdavis.edu (5.61/UCD2.03)
        id AA21733; Sun, 15 Jul 90 09:26:45 -0700
Received: from sun.nsfnet-relay.ac.uk by vax.NSFnet-Relay.AC.UK
           via Janet with NIFTP  id aa03407; 15 Jul 90 17:14 BST
Received: from prg.ox.ac.uk (jael) by prg.oxford.ac.uk
         id AA19488; Sun, 15 Jul 90 16:47:45 +0100
Received: by prg.ox.ac.uk (4.0/prg3.0)
         id AA09821; Sun, 15 Jul 90 16:46:26 BST
Date: Sun, 15 Jul 90 16:46:26 BST
Message-Id: <9007151546.AA09821@prg.ox.ac.uk>
From: DCC Workshop <dcc-workshop@prg.oxford.ac.uk>
To: DCC Workshop <dcc-workshop@prg.oxford.ac.uk>
Subject: Workshop on Designing Correct Circuits, Oxford, 26--28 September 1990


                    Workshop on Designing Correct Circuits

                          Oxford, 26--28 September 1990



Formal program development  techniques  are becoming increasingly  important in
circuit  design.  The purpose  of this workshop  is to bring  together  workers
interested in the design of provably correct hardware.

The workshop  will be of interest to researchers  in the area of formal methods
for hardware design,  and to engineers  in industry  wishing to keep abreast of
this fast-moving and exciting field.


                              Papers

The following papers will be presented and discussed:

     >  Constrained proofs: a logic for dealing with behavioural constraints
        in formal hardware verification, Michael Mendler, Erlangen--Nuerenberg,
        Germany

     >  Hardware synthesis in constructive type theory, Dany Suk, Chalmers
        University, Goteborg, Sweden

     >  Using the declarative language LUSTRE for circuit verification,
        G. Thuau INPG, Grenoble, and D. Pilaud, VERILOG/CERA, Grenoble, France

     >  Towards truly delay-insensitive circuit realizations of process
        algebras, Geoffrey M. Brown, Cornell, New York, USA

     >  Specifying the micro-program parallelism for microprocessors of the
        von Neuman style, Helene Collavizza, Marseille, France and
        Dominique Borrione, IMAG/ARTEMIS, Grenoble, France

     >  The implementation and proof of a boolean simplification system,
        Mark Aagaard and Miriam Leeser, Cornell, New York, USA

     >  A model for synchronous switching circuits and its theory of
        correctness, Zhou Chaochen and C. A. R. Hoare, Oxford, England

     >  Proof-based transformation of formal hardware models,
        Holger Busch, Siemens, Muenchen, Germany

     >  High level test generation via process composition,
        Venkatesh Akella and Ganesh Gopalakrishnan, Utah, USA

     >  The OTTER environment for resolution-based proof of hardware
        correctness, Paolo Camurati, Tiziana Margaria, Paolo Prinetto, Torino,
        Italy

     >  Ruby algebra, Lars Rossen, Glasgow, Scotland

     >  The design of a delay-insensitive stack, Mark B. Josephs, Oxford,
        England and Jan Timen Udding, Washington St. Louis, USA

     >  Generic specification of digital hardware, Jeffrey J. Joyce,
        UBC, Vancouver, Canada

     >  An algebraic framework for data abstraction in hardware description,
        Zheng Zhu and Steve Johnson, Indiana, USA

     >  Optimising designs by transposition, Wayne Luk, Oxford, England

     >  Verification of synchronous concurrent algorithms using OBJ3:
        a case study of the pixel-planes architecture, S. M. Eker,
        V. Stavridou, RHBNC, England and J. V. Tucker, Swansea, Wales

     >  Efficient circuits and non-strict computation, Carlos Delgado Kloos,
        Madrid, Spain and Walter Dosch, Augsburg, Germany


                              Local arrangements

The  workshop  will  meet  in and  around  the lecture  theatre  of the Nuclear
Physics department of the University  of Oxford.  Accommodation  and meals will
be provided  at St Anne's College,  a college of the University  within walking
distance of the workshop's lecture theatre.

Registration  will take place at St Anne's at lunchtime  on the Wednesday,  and
the first  session  will  be in the afternoon.  The  workshop  will  run  until
mid-afternoon  on  the  Friday.  As  well  as a copy  of the  proceedings,  the
workshop  charge covers the cost of lunch on each of the three days,  dinner on
Wednesday and Thursday,  and accommodation on Wednesday and Thursday nights and
breakfast on Thursday and Friday.

Oxford  is  served  by  a  rapid  and  convenient   rail  service  from  London
Paddington,  and rail  services  from  the north  via Birmingham  and Coventry.
There  are coach services  from the London  airports  and from London  Victoria
coach  station.  Traffic  and parking  in Oxford  are chaotic,  and you are not
encouraged to bring a motor car.

                                  Booking

Please complete  a copy of the attached form for each person,  and return it >>
before 24th August 1990 <<  with your payment to DCC Workshop at the Keble Road
address.  The cost of L160.00 per person includes accommodation;  if you do not
require the two nights'  accommodation (and breakfasts),  the charge is L120.00
per  person.  (All  sums  of money  are in pounds  sterling.)  If you have  any
special  dietary  requirements,  or restricted  mobility,  please  mark  in the
indicated place and give us the details.

Payment  must be made in Sterling:  either  by cheque  drawn  on a UK bank,  by
Banker's  Draft  or  Money  Order,  by  Uniform  Eurocheque  or  by  inter-bank
transfer.  All cheques  should be made payable to ``DCC Workshop''.  If you use
Eurocheques:  they must be drawn  in Sterling,  and each cheque  must be for no
more than L100.00  (so you will need to use two...).  Direct  transfers  can be
made to ``DCC Workshop'' on account with the Midland Bank, Cornmarket,  Oxford;
Sort code 40-35-34,  Account No. 61551884,  and should be  identified with your
name.

                                Contacts

Questions  about the subjects of the workshop and other technical enquiries can
be addressed to one of the organisers:

  Geraint Jones                         Mary Sheeran
  Programming Research Group            Department of Computing Science
  11 Keble Road                         University of Glasgow
  Oxford OX1 3QD                        Glasgow G12 8QQ
        geraint@prg.oxford.ac.uk              ms@cs.glasgow.ac.uk

Bookings, payment and all other correspondence should be sent to:

  DCC Workshop
  Programming Research Group
  Oxford University Computing Laboratory
  11 Keble Road                                     Tel: +44 865 273851
  Oxford OX1 3QD                                    Fax: +44 865 273839
  United Kingdom                          dcc-workshop@prg.oxford.ac.uk


------- 8< --------------------------------------------------------------------

                    Workshop on Designing Correct Circuits

                        Oxford, 26--28 September 1990



     Name:

  Address:







Telephone:

      FAX:

   E-Mail:




             [  ]  L 160.00                 [  ]  is by enclosed cheque
Payment of         including accommodation
                                            [  ]  is by enclosed draft/order
             [  ]  L 120.00
                   without accommodation    [  ] has been made by bank transfer
                                                 (Please give details below)

[  ]  I have special dietary requirements

[  ]  I require special access to accommodation  (Please give details below)

[  ]  I am planning to arrive early/late









                                To: DCC Workshop
                                    Programming Research Group
                                    Oxford University Computing Laboratory
                                    11 Keble Road
                                    Oxford OX1 3QD
                                    United Kingdom

