What's Decidable about Causally Consistent Shared Memory?

Ori Lahav



Udi Boker





Safety Verification

```
Y := 1;
repeat
b := X;
until (b = 0);
Z := 1;
assert (Z = 1);
Y := 0;
```

Simple Solution



For programs with a **bounded data domain**, this problem is clearly **decidable**: Reduction to reachability in finite-state systems

- PSPACE-complete



Sequential Consistency (SC)

- We assumed the classical shared-memory model.
- But it is **unrealistic**: for better performance/scalability/availability/ fault-tolerance shared-memory implementations provide weaker semantics.
- Similar situation in *distributed data-stores*



CPU CPU ... CPU Memory $X \mapsto 0 \quad Y \mapsto 1 \quad Z \mapsto 1 \quad \dots$





Weaker Memory Models

- x86-TSO
- POWER
- ARM
- RISC-V

- C/C++1⁻
- many many more...



Decidable

[Atig, Bouajjani, Burckhardt, Musuvathi. POPL'2010] [Abdulla, Atig, Bouajjani, Ngo. CUNCUR'2016]

Undecidable

[Abdulla, Arora, Atig, Krishna. PLDI'2019]

- Even for the **Release/Acquire** fragment:
 - memory order release & memory order acquire
- Reduction from *Post correspondence problem*





Causal Consistency

- A classical model originated from replicated data stores:
 - nodes may disagree on the order of some operations
 - consensus on the order of "causally related" operations
- Relatively simple and intuitive but more scalable than SC

Sequential Consistency x86-TSO Causal Consistency





Safety Verification

Both can read 0 in the same execution!

Y := 1; repeat b := X; // 0 until (b = 0); Z := 1; assert (Z = 1); Y := 0;

Is it a Problem?

https://en.wikipedia.org/wiki/Dekker's_algorithm

- How come airplanes don't crash?
 - There are ways to demand sequential consistency when we need it.
 - We often **don't need** sequential consistency in its full power.

We have to define and understand the semantics of shared-memory concurrency.

Flag-Based Synchronization







This behavior is forbidden under causal consistency

Formal Semantics

Defined declaratively using execution graphs



inconsistent execution graph disallowed program outcome X := 1; repeat a := Y; until (a = 0); Z := 0; assert (Z = 0);



program-order

reads-from



The execution graph is **consistent**.

The annotated outcome is **allowed**.



Non-Multi-Copy-Atomicity

Weaker than x86-TSO: different threads can observe writes in different orders

$$X = 1 \qquad \begin{vmatrix} a &= X & // & 1 \\ b &= Y & // & 0 \end{vmatrix}$$



program-order reads-from



$$Y = 0$$

$$\left\| \begin{array}{cccc} c &= & Y & / / & 1 \\ d &= & X & / / & 0 \end{array} \right\| Y = 1$$

The execution graph is consistent.

The annotated outcome is allowed.



What about concurrent writes?





program-order

reads-from



The execution graph is **consistent**.

The annotated outcome is **allowed**.



nothing





Three Variants

Weak Release/Acquire (WRA)



Release/Acquire Strong Release/Acquire (**RA**)

Example 3 total order on writes to the same location (modification-order) s.t.:

Х

hb



R x

W X

hb

mo

mo

W X



WRA is strictly weaker than RA









RA is strictly weaker than SRA









Causal Consistency



- **Distributed data-stores POWER** architecture [L, Giannarakis, Vafeiadis. POPL'16]
- CC in [Bouajjani, Enea, Guerraoui, Hamza. POPL'17] [Kokologiannakis, L, Sagonas, Vafeiadis. POPL'18]



Write-Write-Race Freedom

Theorem

Prog has no WW-races under SRA \implies

$$\left[\left|\operatorname{Prog}\right|\right]_{\mathsf{WRA}} = \left[\left|\operatorname{Prog}\right|\right]_{\mathsf{RA}} = \left[\left|\operatorname{Prog}\right|\right]_{\mathsf{SRA}}$$



Theorem

The verification problems under SRA and WRA are decidable.

- In contrast with RA [Abdulla, Arora, Atig, Krishna. PLDI'2019]

Corollary

Results

• To obtain this result we develop a new semantics for SRA and WRA.

The verification problem under **RA** is **decidable** for write-write-race-free programs.





Lower Complexity Bound

- For causal consistency, the problem is non-primitive recursive
- We can simulate a lossy FIFO channel machine
 as for x86-TSO [Atig, Bouajjani, Burckhardt, Musuvathi. POPL'2010]





Even when the program is finite state, its synchronization with a causally consistent memory is **infinite** state.



Initial state

Error state



te

To establish decidablity:

• We use the framework of *well-structured transition systems* (WSTS) [Abdullah] [Finkel, Schnoebelen] ... • Challenge: find a WSTS equivalent to a casually consistent memory



Input: LTS (Q, Q_0, \rightarrow) , state q_{bad} **Output**: is *q*_{bad} reachable?

 $S := \{q_{\mathsf{bad}}\}$ repeat $S_{\text{prev}} := S$ $S := S \cup pre(S)$ until $(S = S_{prev})$ return $(Q_0 \cap S \neq \emptyset)$

Backward Reachability

To make this an algorithm we need to work with finitely representable sets & guarantee termination

Well-Structured Transition Systems

- Equip the transition system with a well quasi-order \leq
- Work with upward closed sets of states represented by their finite basis

 \leq should be compatible with \rightarrow

$$\begin{array}{ccc} q_1' & \stackrel{*}{\longrightarrow} & q_2' \\ \downarrow & \downarrow & \downarrow \\ q_1 & \stackrel{*}{\longrightarrow} & q_2 \end{array}$$

Compatibility is guaranteed in "lossy" systems

$$(\text{lose}) \frac{q' \geq q}{q' \rightarrow q}$$

• Challenge: characterize casually consistent shared memory as a lossy system

Causal Consistency as a WSTS



Two critical obstacles:

- Partial order embedding is not a well-quasi-order
- Execution histories are *not* lossy





Record the threads' potentials in memory states:

what possible sequences of reads each thread can execute?

Key Idea

Why do I keep focusing on the past instead of the future?

2 Last Updated: 05/01/2018 at 12:47pm



 $Q = \text{Threads} \rightarrow \{ \mathsf{R}xv \mid x \in \mathsf{Var}, v \in \mathsf{Val} \}^*$ $Q_0 = \text{Threads} \rightarrow \{ \mathsf{R}x0 \mid x \in \mathsf{Var} \}^*$ $q \leq q' \Longleftrightarrow \forall \tau \in \text{Threads} \ . \ q(\tau) \sqsubseteq q'(\tau)$

subsequence







Potential Maintenance for SRA





Write steps

 $\tau: Wxv$ Precondition: no Rx_i in τ 's potential

All threads may get new options Rxv

Deterministic

Non-Deterministic

→ where?







Shared-Memory Causality Principle

Every sequence of reads that thread π can perform after reading from a certain write executed by thread τ could be performed by thread τ immediately after it executed the write.







Thread 1 can read **Y=0**

$$X = Y = 0$$

$$Y = 1$$

$$X = 0$$

$$X = X // 1$$

$$B = Y // 0$$

Thread 1 cannot read **Y=0**







• *Multiple lists* per thread

- Writer thread's id in "read options"
- Additional flags to handle RMWs (atomic Read-Modify-Writes)

$$\begin{array}{l} \begin{array}{l} \text{READ} \\ 1 \text{oc}(o) = x \\ \end{array} \quad \text{val}(o) = v_{\text{R}} \\ \end{array} \quad \begin{array}{l} \mathcal{B} = \mathcal{B}'[\tau \mapsto \\ \mathcal{B} \xrightarrow{\tau, \text{R}(x, v_{\text{R}})} \\ \end{array} \\ \end{array} \\ \begin{array}{l} \mathcal{B} \xrightarrow{\tau, \text{R}(x, v_{\text{R}})} \\ \end{array} \\ \end{array} \\ \begin{array}{l} \text{loSRA} \\ \mathcal{B}' \end{array}$$

More Details



 $val(o) = v_R$

$$o \cdot \mathcal{B}'(\tau)]$$

$$\frac{\mathcal{B}' \sqsubseteq \mathcal{B}}{\mathcal{B} \xrightarrow{\varepsilon}_{\mathsf{loSRA}} \mathcal{B}'}$$



Multiple Lists per Thread

Ry1 Rx0

 $\mathbf{R}x\mathbf{1}$ Ry0

 $\begin{array}{c} x := 0 \\ x := 1 \\ a_1 := z //1 \\ a_2 := y //0 \end{array} \middle| \begin{array}{c} y := 0 \\ y := 1 \\ b_1 := x //1 \\ b_2 := z //0 \end{array} \middle| \begin{array}{c} z := 0 \\ z := 1 \\ c_1 := y //1 \\ c_2 := x //0 \end{array} \middle| \begin{array}{c} d_1 := x //1 \\ d_2 := y //1 \\ d_3 := z //0 \end{array} \middle| \begin{array}{c} e_1 := y //1 \\ e_2 := z //1 \\ e_3 := x //0 \end{array} \middle| \begin{array}{c} f_1 := z //1 \\ f_2 := x //1 \\ f_3 := y //0 \end{array} \right.$

R*x*1 Ry0

Writer Thread in "Read Options"







Weak Release/Acquire (WRA)



Three Variants

Release/Acquire Strong Release/Acquire (**RA**)

Example 3 total order on writes to the same location (modification-order) s.t.:







Potential-Based System for WRA

Write steps

 $\tau: Wxv$ Precondition: no Rx in τ 's potential All threads may get new options Rxv







Potential-Based System for WRA

- Use "write options" to mark when writes are allowed
- + Simple constraints on where read options are added wrt write options





Shared-Memory Causality Principle

Every sequence of reads <u>and writes</u> that thread π can perform after reading from a certain write executed by thread τ could be performed by thread τ immediately after it executed the write.







$$X = 1$$

 $Y = 2$



Thread 1 cannot write to X and then read X=1



RX1

RY2

WX

RX1

This transition is disallowed

Results

Theorem

The potential-based memory systems are equivalent to the SRA/WRA systems.

Theorem

When synchronized with a (finite-state) of memory systems form **WSTS**.

When synchronized with a (finite-state) concurrent program, the potential-based





Theorem

The verification problems under SRA and WRA are decidable.

Corollary

Results

The verification problem under RA is decidable for write-write-race-free programs.





Research Questions

- Useful implementation
- **RA** without RMWs?
- Other models and extensions of causal consistency (get closer to RA?)
- Parametrized programs
- Use the potential-based semantics for other verification approaches



erc Interested in concurrency & verification? I'm looking for students / postdocs!

ABILY

