

EPSRC
Pioneering research and skills

# **Power Optimized 10Gbps Optical Transceivers**

Y. Audzevich<sup>1</sup>, P. Watts<sup>2</sup>, A. West<sup>1</sup>, A. Mujumdar<sup>1</sup> and A. W. Moore<sup>1</sup>

<sup>1</sup> Computer Laboratory, University of Cambridge, UK

<sup>2</sup> Department of Electronic and Electrical Engineering, UCL, UK



# INTRODUCTION

Within the **INTERNET project** we aim at providing **energy-efficient** solutions for optical networks by:

1) assessing the *power use of physical layers*(*PHY*) *of optical transceivers* by synthesizing corresponding implementations to ASICs,

2) designing burst mode PHY protocols suitable for power gated or optically switched links

# RESULTS

### **Power characterization of 10Gbps PHY designs**

# **POWER OPTIMIZED PROTOCOLS**





**Figure 1:** Top-level diagram of the 10Gbps transceiver with 8B10B and 64B66B codecs

The power characterization was carried out for the existing transceiver architectures in standard 45nm CMOS process, including **the breakdown** into 8B10B/64B66B coding, serialisation, frame alignment, clock/data recovery functions and, comparison of these to the low-power silicon front-end components.



Hence we proposed 8B10B codec based PHY, optimized for low power burst mode applications. The bit rate per wavelength of 6.25Gbps was chosen to eliminate MCML circuitry from the SERDES and minimize energy per bit.



#### **Power breakdown for 10Gbps transceivers**



Figure 2: (a) Coding block power; (b) Distribution of power including front-end circuits.

- Power consumption of coders is *highly workload-dependent* with 8B10B power being *inversely-proportional* to incoming traffic
- □ High-speed MCML blocks power is *dominant* (~64%) in the transceiver's profile and is mostly *optimization-dependent*

# 1×12.5G(DAT) 2×6.25G(DAT) 2×6.25G(PRE) 2×6.25G(PST)

#### **Figure 4:** Power characteristics of 6.25 Gbps optically switched transceivers

Even without power-gating, the burst mode transceiver provides 2% (data), 8% (preamble) and 29% (standby) reduction in power compared to the conventional design.

## PERSPECTIVES

The effective energy saving for the representative Ethernet trace with 8.79% link utilization collected within a 24h period constitutes 26.5%





Figure 3: Energy per bit for SERDES circuits

Comparison of **CMOS** only SERDESs efficiency with their **CMOS/MCML** variants shows the optimal bit rate of **6.25Gbps** 

### **Future work will study:**

Effect of power gating on the system's response time and power profile Variations on realistic traffic profiles and their impact on system's stability Design and tuning of the front-end driving and equalizing electronics













