Architecture

The EDSAC architecture can be summarised as follows:

The Control and ALU (which together make the CPU) contain 5 registers:

Sequence Control Register (10 bits) - the program counter
Order Tank (17 bits) - the instruction-decode register
Accumulator (71 bits)
Multiplier (35 bits)
Mulitplicand (35 bits)