


An edge-triggered Dtype

- Register-transfer (RT) level:
 - abstract level in which devices are viewed as sequential machines
 - registers are modelled as unit-delay elements without explicit clock lines
 - used for previous multipliers
- Trace level (N.B. not standard terminology):
 - closer to HDL simulation timescale
 - clocks explicit, edges modelled
 - used for various degrees of ‘temporal granularity’
- Dtype – a fine grain trace level example



1


Specification of Dtype

If

- the clock ck has a rising edge at time t_1 , and
- the next rising edge of ck is at t_2 , and
- the value at d is stable for c_1 units of time before t_1 (c_1 is the *setup time*), and
- there are at least c_2 units of time between t_1 and t_2 (c_2 constrains the *minimum clock period*)

then

- the value at q will be stable from c_3 units of time after t_1 (c_3 is the *start time*) until c_4 units of time after t_2 (c_4 is the *finish time*), and
- the value at q between the start and finish times will equal the value held stable at d during the setup time.



2

Rising edges

Notes are confused!

- Page 43:
 $\text{Rise}_1(f)(t) \equiv (f(t-1) = \text{F}) \wedge (f(t) = \text{T})$
- Page 65:
 $\text{Rise}_2(f)(t) = \neg f(t) \wedge f(t+1)$
- However:
 $\forall f \ t. \ t > 0 \Rightarrow (\text{Rise}_1(f)(t) = \text{Rise}_2(f)(t-1))$
 $\forall f \ t. \ t \geq 0 \Rightarrow (\text{Rise}_2(f)(t) = \text{Rise}_1(f)(t+1))$
- In Accellera standard language PSL function Rise_1 is called Rose

3

Some temporal operators in Higher Order Logic

- Define:

$$\text{Next}(t_1, t_2)(f) \equiv t_1 < t_2 \wedge f(t_2) \wedge \forall t. \ t_1 < t \wedge t < t_2 \Rightarrow \neg f(t)$$

- Define:

$$\text{Stable}(t_1, t_2)(f) \equiv \forall t. \ t_1 \leq t \wedge t < t_2 \Rightarrow (f(t) = f(t_1))$$

- These are raw higher order logic not temporal logic

- various temporal logics are described later

4

Dtype specification

- Logic specification:


$$\text{Dtype}(c_1, c_2, c_3, c_4)(d, ck, q) \equiv \forall t_1 t_2. \text{Rise}_1(ck)(t_1) \wedge \text{Next}(t_1, t_2)(\text{Rise}_1(ck)) \wedge (t_2 - t_1 > c_2) \wedge \text{Stable}(t_1 - c_1, t_1 + 1)(d) \Rightarrow (\text{Stable}(t_1 + c_3, t_2 + c_4)(q) \wedge (q(t_2) = d(t_1)))$$

- c_1, c_2, c_3 and c_4 are timing constants
 - value depends on how the device is fabricated
- Note that
 - $\text{Next}(t_1, t_2)(\text{Rise}_1(ck))$ formed by applying $\text{Next}(t_1, t_2)$ to the predicate $\text{Rise}_1(ck)$

5

Implementation

- Can implement Dtype using NAND-gates:



- Unit delay model

$$\begin{aligned} \text{NAND}(i_1, i_2, o) &\equiv \forall t. o(t+1) = \neg(i_1(t) \wedge i_2(t)) \\ \text{NAND3}(i_1, i_2, i_3, o) &\equiv \forall t. o(t+1) = \neg(i_1(t) \wedge i_2(t) \wedge i_3(t)) \end{aligned}$$

- Note: modelling at the fine-grain time level

6

Verification

- Dtype implementation in logic:

$$\begin{aligned} \text{Dtype_Imp}(d, ck, q) &\equiv \exists p_1 p_2 p_3 p_4 p_5. \\ &\quad \text{NAND}(p_2, d, p_1) \wedge \text{NAND3}(p_3, ck, p_1, p_2) \wedge \\ &\quad \text{NAND}(p_4, ck, p_3) \wedge \text{NAND}(p_1, p_3, p_4) \wedge \\ &\quad \text{NAND}(p_3, p_5, q) \wedge \text{NAND}(q, p_2, p_5) \end{aligned}$$

- Correctness: find $\delta_1, \delta_2, \delta_3$ and δ_4 and prove:

$$\text{Dtype_Imp}(d, ck, q) \Rightarrow \text{Dtype}(\delta_1, \delta_2, \delta_3, \delta_4)(d, ck, q)$$

- Hard!**

- Dtype is modelled at the trace level
 - fine grain time
 - explicit clock

7

A sequential RT level example: simple parity checker

- Input inp, an output out
- The n th output is T \Leftrightarrow an even number of T's input
- PARITY f n iff an even number of T's in $f(1), \dots, f(n)$
 - $\vdash (\forall f. \text{PARITY } f \ 0 = T) \wedge (\forall n f. \text{PARITY } f \ (n+1) = \text{if } f(n+1) \text{ then } \neg \text{PARITY } f \ n \text{ else } \text{PARITY } f \ n)$
- Specification of the parity checking device:

$$\forall t. \text{out } t = \text{PARITY } \text{inp } t$$
- Signals modelled as functions from numbers (times) to booleans
- Specification can be written as an equation between functions:

$$\text{out} = \text{PARITY } \text{inp}$$
- Intuitively clear that specification will be satisfied if:

$$\begin{aligned} (\text{out}(0) = T) \wedge \\ \forall t. \text{out}(t+1) = \text{if } \text{inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else } \text{out } t \end{aligned}$$
- Intuition can be verified by proving:

$$\begin{aligned} \forall \text{inp } \text{out}. \\ (\text{out } 0 = T) \wedge (\forall t. \text{out}(t+1) = \text{if } \text{inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else } \text{out } t) \\ \Rightarrow \forall t. \text{out } t = \text{PARITY } \text{inp } t \end{aligned}$$

8

Notation for writing proofs & how proof assistants work

- Write formula to be proved (the *goal*) above a dotted line
- Write assumptions (numbered) below the line
- For example, initially we start with no assumptions

```

Vinp out.
  (out 0 = T) ∧
  (Vt. out(t+1) = if inp(t+1) then ¬(out t) else out t) ⇒
  (Vt. out t = PARITY inp t)
-----
```

- First step is to consider arbitrary *inp* and *out* and then to assume the antecedents of the implication and try to prove the conclusion

```

Vt. out t = PARITY inp t
-----
0. out 0 = T
1. Vt. out (t+1) = if inp (t+1) then ¬(out t) else out t
```

- Proof assistants let users perform *proof steps* on *proof states*
- The proofs here are derived from the HOL4 system, but other tools like ProofPower, Isabelle and PVS are based on related ideas
 - details of proof state and proof steps differ
 - in HOL and ProofPower proof steps are performed via ML functions
 - Isabelle has a declarative interface, Isar, inspired by Mizar
 - in Acl2 and PVS proof steps are performed via Lisp functions

9

A Proof by induction

- Start with the following proof state

```

Vinp out.
  (out 0 = T) ∧
  (Vt. out(t+1) = if inp(t+1) then ¬(out t) else out t) ⇒
  (Vt. out t = PARITY inp t)
-----
```

- As on previous slide, consider arbitrary *inp* and *out* and then to assume the antecedents of the implication

```

Vt. out t = PARITY inp t
-----
0. out 0 = T
1. Vt. out (t+1) = if inp (t+1) then ¬(out t) else out t
```

- Now do induction on *t* – this creates a proof state with two subgoals

```

out 0 = PARITY inp 0
----- [the basis of the induction]
0. out 0 = T
1. Vt. out(t+1) = if inp(t+1) then ¬(out t) else out t

out(t+1) = PARITY inp (t+1)
----- [the step of the induction]
0. out 0 = T
1. Vt. out(t+1) = if inp(t+1) then ¬(out t) else out t
2. out t = PARITY inp t [induction hypothesis added to assumptions]
```

10

Next step: unfold definition of PARITY

- Recall definition of PARITY

$$\vdash (\forall f. \text{PARITY } f 0 = T) \wedge \forall n. \text{PARITY } f (n+1) = \text{if } f(n+1) \text{ then } \neg \text{PARITY } f n \text{ else } \text{PARITY } f n$$
- Unfolding (rewriting with) the definition of PARITY in

```

out 0 = PARITY inp 0
----- [the basis of the induction]
0. out 0 = T
1. Vt. out(t+1) = if inp(t+1) then ¬(out t) else out t

out(t+1) = PARITY inp (t+1)
----- [the step of the induction]
0. out 0 = T
1. Vt. out(t+1) = if inp(t+1) then ¬(out t) else out t
2. out t = PARITY inp t
```

- Yields

```

out 0 = T
-----
0. out 0 = T
1. Vt. out(t+1) = if inp(t+1) then ¬(out t) else out t

out(t+1) = if inp(t+1) then ¬PARITY inp t else PARITY inp t
-----
0. out 0 = T
1. Vt. out(t+1) = if inp(t+1) then ¬(out t) else out t
2. out t = PARITY inp t
```

Goal now easily proved

- Proof state from last slide

```

out 0 = T
-----
0. out 0 = T
1. Vt. out(t+1) = if inp(t+1) then ¬(out t) else out t

out(t+1) = if inp(t+1) then ¬PARITY inp t else PARITY inp t
-----
0. out 0 = T
1. Vt. out(t+1) = if inp(t+1) then ¬(out t) else out t
2. out t = PARITY inp t
```

- Basis: goal follows from assumption 0
- Step: substitute assumption 2 into assumption 1
- Call theorem just proved UNIQUENESS_LEMMA

```


UNIQUENESS_LEMMA =
|-
  \forall inp out.
    (out 0 = T) ∧
    (Vt. out(t+1) = if inp(t+1) then ¬(out t) else out t) ⇒
    Vt. out t = PARITY inp t
```

11

12

Implementation

- Assume registers ‘power up’ storing F
- Thus the output at time 0 cannot be taken directly from a register
 - because the output of the parity checker at time 0 is specified to be T



13

Components

$$\vdash \text{ONE out} = \forall t. \text{out } t = T$$


$$\vdash \text{NOT}(inp, out) = \forall t. \text{out } t = \neg(inp t)$$

$$\vdash \text{MUX(sw,in1,in2,out)} = \forall t. \text{out } t = \text{if } sw t \text{ then in1 } t \text{ else in2 } t$$

$$\vdash \text{REG(inp,out)} = \forall t. \text{out } t = \text{if } (t=0) \text{ then F else } \text{inp}(t-1)$$

14

Implementation in HOL



$$\vdash \text{PARITY_IMP}(inp,out) = \exists 11 12 13 14 15. \text{NOT}(12,11) \wedge \text{MUX}(inp,11,12,13) \wedge \text{REG}(out,12) \wedge \text{ONE } 14 \wedge \text{REG}(14,15) \wedge \text{MUX}(15,13,14,out)$$

15

Verification

- The following theorem will eventually be proved:

$$\vdash \forall inp out. \text{PARITY_IMP}(inp,out) \Rightarrow \forall t. \text{out } t = \text{PARITY } \text{inp } t$$

- First prove a lemma (then theorem follows from UNIQUENESS_LEMMA)

- The lemma (PARITY_LEMMA):

$$\begin{aligned} \forall inp out. & \text{PARITY_IMP}(inp,out) \Rightarrow \\ & (\text{out } 0 = T) \wedge \\ & \forall t. \text{out}(t+1) = \text{if } \text{inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else } \text{out } t \end{aligned}$$

- First step: **rewrite** with component definitions, **split** conjunction

$$\begin{aligned} \text{out } 0 &= T \\ 0. & \forall t. 11 t = \neg 12 t \\ 1. & \forall t. 13 t = \text{if } \text{inp } t \text{ then } 11 t \text{ else } 12 t \\ 2. & \forall t. 12 t = \text{if } t = 0 \text{ then F else } \text{out}(t-1) \\ 3. & \forall t. 14 t = T \\ 4. & \forall t. 15 t = \text{if } t = 0 \text{ then F else } 14(t-1) \\ 5. & \forall t. \text{out } t = \text{if } 15 t \text{ then } 13 t \text{ else } 14 t \end{aligned}$$

$$\begin{aligned} \text{out}(t+1) &= \text{if } \text{inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else } \text{out } t \\ 0. & \forall t. 11 t = \neg 12 t \\ 1. & \forall t. 13 t = \text{if } \text{inp } t \text{ then } 11 t \text{ else } 12 t \\ 2. & \forall t. 12 t = \text{if } t = 0 \text{ then F else } \text{out}(t-1) \\ 3. & \forall t. 14 t = T \\ 4. & \forall t. \text{out } t = \text{if } 15 t \text{ then } 13 t \text{ else } 14 t \end{aligned}$$

16

Proof continued

- Consider the $t=0$ case first

```
out 0 = T
-----
0.  $\forall t. 11 t = \neg 12 t$ 
1.  $\forall t. 13 t = \text{if } \text{inp } t \text{ then } 11 t \text{ else } 12 t$ 
2.  $\forall t. 12 t = \text{if } t = 0 \text{ then } F \text{ else } \text{out}(t - 1)$ 
3.  $\forall t. 14 t = T$ 
4.  $\forall t. 15 t = \text{if } t = 0 \text{ then } F \text{ else } 14(t - 1)$ 
5.  $\forall t. \text{out } t = \text{if } 15 t \text{ then } 13 t \text{ else } 14 t$ 
```

- Easily follows (see stuff in blue)

- Now consider $t+1$ case

```
out(t+1) =  $\text{if } \text{inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else } \text{out } t$ 
-----
0.  $\forall t. 11 t = \neg 12 t$ 
1.  $\forall t. 13 t = \text{if } \text{inp } t \text{ then } 11 t \text{ else } 12 t$ 
2.  $\forall t. 12 t = \text{if } t = 0 \text{ then } F \text{ else } \text{out}(t - 1)$ 
3.  $\forall t. 14 t = T$ 
4.  $\forall t. 15 t = \text{if } t = 0 \text{ then } F \text{ else } 14(t - 1)$ 
5.  $\forall t. \text{out } t = \text{if } 15 t \text{ then } 13 t \text{ else } 14 t$ 
```

- Goal is solved if left hand side, $\text{out}(t+1)$, is expanded using 5

$$\forall t. \text{out } t = \text{if } 15 t \text{ then } 13 t \text{ else } 14 t$$

- See next slide ...

17

Proof continued

- Use assumption 5 to expand blue term, but not red terms

```
out(t+1) =  $\text{if } \text{inp}(t+1) \text{ then } \neg \text{out } t \text{ else } \text{out } t$ 
-----
0.  $\forall t. 11 t = \neg 12 t$ 
1.  $\forall t. 13 t = \text{if } \text{inp } t \text{ then } 11 t \text{ else } 12 t$ 
2.  $\forall t. 12 t = \text{if } t = 0 \text{ then } F \text{ else } \text{out}(t - 1)$ 
3.  $\forall t. 14 t = T$ 
4.  $\forall t. 15 t = \text{if } t = 0 \text{ then } F \text{ else } 14(t - 1)$ 
5.  $\forall t. \text{out } t = \text{if } 15 t \text{ then } 13 t \text{ else } 14 t$ 
```

- Result is

```
(if 15 (t+1) then 13 (t+1) else 14 (t+1)) =
(if inp(t+1) then  $\neg(\text{out } t)$  else out t)
-----
0.  $\forall t. 11 t = \neg 12 t$ 
1.  $\forall t. 13 t = \text{if } \text{inp } t \text{ then } 11 t \text{ else } 12 t$ 
2.  $\forall t. 12 t = \text{if } t = 0 \text{ then } F \text{ else } \text{out}(t - 1)$ 
3.  $\forall t. 14 t = T$ 
4.  $\forall t. 15 t = \text{if } t = 0 \text{ then } F \text{ else } 14(t - 1)$ 
5.  $\forall t. \text{out } t = \text{if } 15 t \text{ then } 13 t \text{ else } 14 t$ 
```

- Goal follows from assumptions with a bit of calculation

18

Combining lemmas

- Call lemma just proved PARITY_LEMMA, so

```
PARITY_LEMMA =
|-  $\forall \text{inp } \text{out}.$ 
  PARITY_IMP ( $\text{inp}, \text{out}$ )  $\Rightarrow$ 
    ( $\text{out } 0 = T$ )  $\wedge$ 
     $\forall t. \text{out}(t+1) = \text{if } \text{inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else } \text{out } t$ 
```

- Recall

```
UNIQUENESS_LEMMA =
|-  $\forall \text{inp } \text{out}.$ 
  ( $\text{out } 0 = T$ )  $\wedge$ 
  ( $\forall t. \text{out}(t+1) = \text{if } \text{inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else } \text{out } t$ )
   $\Rightarrow$ 
   $\forall t. \text{out } t = \text{PARITY } \text{inp } t$ 
```

- Hence by transitivity of \Rightarrow

$$|- \forall \text{inp } \text{out}. \text{PARITY_IMP } (\text{inp}, \text{out}) \Rightarrow \forall t. \text{out } t = \text{PARITY } \text{inp } t$$


- PARITY_IMP used abstract registers REG

- Next: make model more concrete by using clocked Dtype

19

Review

- Specification: $\forall t. \text{out } t = \text{PARITY } \text{inp } t$
- Equivalent equation between functions: $\text{out} = \text{PARITY } \text{inp}$



```
|- PARITY_IMP( $\text{inp}, \text{out}$ ) =
   $\exists 11 12 13 14 15.$ 
  NOT(12,11)  $\wedge$  MUX( $\text{inp}, 11, 12, 13$ )  $\wedge$  REG( $\text{out}, 12$ )  $\wedge$ 
  ONE 14  $\wedge$  REG(14,15)  $\wedge$  MUX(15,13,14, $\text{out}$ )
```

- Verification: $|- \forall \text{inp } \text{out}. \text{PARITY_IMP } (\text{inp}, \text{out}) \Rightarrow (\text{out} = \text{PARITY } \text{inp})$

20


An incorrect implementation of the parity checker

```

|- (forall f. PARITY f 0 = T)
  \wedge
  \forall n. PARITY f (n+1) = if f(n+1) then \neg PARITY f n else PARITY f n

```


- The following implementation doesn't work



21

Temporal refinement


- PARITY_IMP used abstract registers REG
- Next: make model more concrete by using clocked Dtype
- Recall the (course grained) trace level model of a Dtype:



$\text{DtypeF}(ck, d, q) = (q_0 = F) \wedge \text{Dtype}(ck, d, q)$

22


Trace level version of the Parity device



23

Formulating Correctness

- A mapping between time-scales:



- Define the temporal abstraction functions:

(s when $P(n)$) = value of s at the concrete time t when P true for n th time
 $\vdash \text{Timeof } P\ n =$ the concrete time t when P true for n th time
 $\vdash s$ when $P = s \circ (\text{Timeof } P)$

- From Melham's Theorem:

$\vdash \forall ck. \text{Inf}(\text{Rise } ck) \Rightarrow$
 $\forall d, q. \text{DtypeF}(ck, d, q) \Rightarrow \text{REG}(d \text{ when } (\text{Rise } ck), q \text{ when } (\text{Rise } ck))$

- Inf P means " P true infinitely often"

$\text{Inf } P = \forall t. \exists t' t' > t \wedge P t'$

24

Digression on defining Timeof

- How do we define the temporal abstraction function:
 $\vdash \text{Timeof } P n = \text{the concrete time } t_c \text{ such that } P \text{ true for } n\text{th time}$
- What if there is no time such that P true for n th time
 - for example, if P is never true
- Need to actually define:
 $\vdash \text{Timeof } P n = \text{the time } t_c \text{ such that } P \text{ true for } n\text{th time, if such a time exists}$
- But then what is Timeof $P n$ if no such time exists?

25

Hilbert's epsilon-operator to the rescue

- $\epsilon x. t[x]$ is an epsilon-term
- The meaning of $\epsilon x. t[x]$ is specified by an axiom:
 $\forall P. (\exists x. P x) \Rightarrow P(\epsilon x. P x)$
- $\epsilon x. t[x]$ denotes some value, v say, such that $t[v]$, if $\exists t. t[x]$
- $\epsilon x. t[x]$ denotes some arbitrary value if $\forall t. \neg t[x]$
 - of the type of $t[x]$
 - all types are assumed non-empty
- The ϵ -operator builds the **Axiom of Choice** into the logic

26

Definition of Timeof

- Recall the Next operator
 $\text{Next } t1 \ t2 \ \text{sig} = t1 < t2 \wedge \text{sig } t2 \wedge \forall t. \ t1 < t \wedge t < t2 \Rightarrow \neg(\text{sig } t)$
- Define IsTimeof n sig t
 to mean “ t is when sig is true for the n -th time”

$$(\text{IsTimeof } 0 \ \text{sig } t = (\text{sig } t \wedge \forall t'. \ t' < t \Rightarrow \neg(\text{sig } t'))) \wedge \\ (\text{IsTimeof } (n+1) \ \text{sig } t = \exists t'. \ \text{IsTimeof } n \ \text{sig } t' \wedge \text{Next } t' \ t \ \text{sig})$$
- Define Timeof using ϵ -operator and IsTimeof
 $\text{Timeof sig } n = \epsilon t. \ \text{IsTimeof } n \ \text{sig } t$
- IsTimeof and Timeof are higher-order total functions

27

Temporal abstraction

- Define $f@ck$ to be signal f abstracted on rising edges of ck
 $\vdash f@ck = f \text{ when (Rise ck)}$
- Recall definition of REG
 $\vdash \text{REG}(inp, out) = \forall t. \ out \ t = \text{if } (t=0) \text{ then } F \text{ else } inp(t-1)$
- It follows easily that
 $\vdash \text{REG}(inp, out) = (out \ 0 = F) \wedge \text{Del}(inp, out)$
- The properties below also follow (why?)

$$\begin{aligned} \vdash \text{Inf}(\text{Rise } ck) &\Rightarrow \text{DtypeF}(ck, d, q) \Rightarrow \text{REG}(d@ck, q@ck) \\ \vdash \text{MUX}(\text{switch}, i1, i2, out) &\Rightarrow \text{MUX}(\text{switch}@ck, i1@ck, i2@ck, out@ck) \\ \vdash \text{NOT}(inp, out) &\Rightarrow \text{NOT}(inp@ck, out@ck) \\ \vdash \text{ONE out} &\Rightarrow \text{ONE}(out@ck) \end{aligned}$$
- Hint: $\vdash \forall f. (\forall x. P(x)) \Rightarrow (\forall x. P(f(x)))$ take $f = x \mapsto x@ck$

28

Cycle and trace versions

- Compare

```

|- PARITY_IMP(inp,out) =
   $\exists l_1 l_2 l_3 l_4 l_5.$ 
    NOT(l_2,l_1)  $\wedge$  MUX(inp,l_1,l_2,l_3)  $\wedge$  REG(out,l_2)  $\wedge$ 
    ONE l_4  $\wedge$  REG(l_4,l_5)  $\wedge$  MUX(l_5,l_3,l_4,out)

|- DtypePARITY_IMP(ck,inp,out) =
   $\exists l_1 l_2 l_3 l_4 l_5.$ 
    NOT(l_2,l_1)  $\wedge$  MUX(inp,l_1,l_2,l_3)  $\wedge$  DtypeF(ck,out,l_2)  $\wedge$ 
    ONE l_4  $\wedge$  DtypeF(ck,l_4,l_5)  $\wedge$  MUX(l_5,l_3,l_4,out)
  
```

- Hence by implications on previous slide

```

|- Inf(Rise ck)
   $\Rightarrow$ 
  DtypePARITY_IMP(ck,inp,out)  $\Rightarrow$  PARITY_IMP(inp@ck, out@ck)
  • use  $(A \Rightarrow B) \wedge (\dots A \dots) \Rightarrow (\dots B \dots)$ 
  • then use  $(A \Rightarrow B) \wedge (\exists l. A) \Rightarrow (\exists l. B)$ 
  • then use  $(\exists l. \dots l \text{ on } ck \dots) \Rightarrow (\exists l. \dots l \dots)$ 
  
```

29

Trace level verification

- Proved earlier

```

|-  $\forall \text{inp out. PARITY\_IMP}(\text{inp},\text{out}) \Rightarrow \forall t. \text{out } t = \text{PARITY } \text{inp } t$ 
  
```

- Specialising inp to $\text{inp}@ck$ and out to $\text{out}@ck$

```

|- PARITY_IMP(inp@ck, out@ck)
   $\Rightarrow$ 
   $\forall t. (\text{out}@ck) \ t = \text{PARITY } (\text{inp}@ck) \ t$ 
  
```

- From previous slide

```

|- Inf(Rise ck)
   $\Rightarrow$ 
  DtypePARITY_IMP(ck,inp,out)  $\Rightarrow$  PARITY_IMP(inp@ck, out@ck)
  
```

- Hence, by transitivity of \Rightarrow

```





|- Inf(Rise ck)
   $\Rightarrow$ 
  DtypePARITY_IMP(ck,inp,out)
   $\Rightarrow$ 
   $\forall t. (\text{out}@ck) \ t = \text{PARITY } (\text{inp}@ck) \ t$ 
  
```

- This is a typical correctness result using temporal abstraction

30

NEW TOPIC: modelling transistors

- Recall simple switch model of CMOS




- This is the so-called *switch model* of CMOS.

31

The simple adder example

- This example shows non-obvious examples can be analysed



```

Add1(a,b,cin,sum,cout) =
 $\exists p_0 p_1 p_2 p_3 p_4 p_5 p_6 p_7 p_8 p_9 p_{10} p_{11}.$ 
  Ptran(p_1,p_0,p_2)  $\wedge$  Ptran(cin,p_0,p_3)  $\wedge$  Ptran(b,p_2,p_3)  $\wedge$ 
  Ptran(a,p_2,p_4)  $\wedge$  Ptran(p_1,p_3,p_4)  $\wedge$  Ntran(a,p_4,p_5)  $\wedge$ 
  Ntran(p_1,p_4,p_6)  $\wedge$  Ntran(b,p_5,p_6)  $\wedge$  Ntran(p_1,p_5,p_11)  $\wedge$ 
  Ntran(cin,p_6,p_11)  $\wedge$  Ptran(a,p_0,p_7)  $\wedge$  Ptran(b,p_0,p_7)  $\wedge$ 
  Ptran(a,p_0,p_8)  $\wedge$  Ptran(cin,p_7,p_1)  $\wedge$  Ptran(b,p_8,p_1)  $\wedge$ 
  Ntran(cin,p_1,p_9)  $\wedge$  Ntran(b,p_1,p_10)  $\wedge$  Ntran(a,p_9,p_11)  $\wedge$ 
  Ntran(b,p_9,p_11)  $\wedge$  Ntran(a,p_10,p_11)  $\wedge$  Pwr(p_0)  $\wedge$ 
  Ptran(p_4,p_0,sum)  $\wedge$  Ntran(p_4,sum,p_11)  $\wedge$  Gnd(p_11)  $\wedge$ 
  Ptran(p_1,p_0,cout)  $\wedge$  Ntran(p_1,cout,p_11)
  
```


```

|- Add1 (a,b,cin,sum,cout) = (2 * Bv cout + Bv sum = Bv a + Bv b + Bv cin)
  
```

32

Problems with simple switch model

- Compare





- Equivalent in simple switch model!

33


How transistors work

- Transistors conduct if there is a big enough voltage difference, V_{TH} , say, between gate and source/drain



- If $V_g = V_a$ there is a voltage drop of about V_{TH}


- Example: 'hi' is 5v, 'low' is 0v



- Weak output may not be able to switch transistors

34

What happens in the Simple Switch Model



- From the definitions

$$\vdash \forall p. \text{Pwr } p = (p = T)$$

$$\vdash \forall g a b. \text{Ntran } (g, a, b) = g \Rightarrow (a = b)$$

$$\vdash \forall \text{out}. \text{Bad out} = \exists i_1 i_2. \text{Pwr } i_1 \wedge \text{Ntran } (i_1, i_1, i_2) \wedge \text{Ntran } (i_2, i_2, \text{out})$$


- It follows that

$$\vdash \forall \text{out}. \text{Bad out} = \text{out}$$

35

Consider two Xors when both inputs are F

- Compare



- Bad design has **weak** output


- Good design has **strong** output

- Need a better model to distinguish the designs


36

Difference switching model (Mike Fourman)

- Don't identify boolean values and signal values
- Consider a type of values containing Hi, Lo **and other values**




$$\text{Ntran}(g, a, b) = ((g=\text{Hi}) \wedge (a=\text{Lo}) \Rightarrow (b=\text{Lo})) \wedge ((g=\text{Hi}) \wedge (b=\text{Lo}) \Rightarrow (a=\text{Lo}))$$




$$\text{Ptran}(g, a, b) = ((g=\text{Lo}) \wedge (a=\text{Hi}) \Rightarrow (b=\text{Hi})) \wedge ((g=\text{Lo}) \wedge (b=\text{Hi}) \Rightarrow (a=\text{Hi}))$$

37


More compact definitions



$$\text{Ntran}(g, a, b) = (g=\text{Hi}) \Rightarrow ((a=\text{Lo}) = (b=\text{Lo}))$$




$$\text{Ptran}(g, a, b) = (g=\text{Lo}) \Rightarrow ((a=\text{Hi}) = (b=\text{Hi}))$$



this is now equivalent to $\neg(\text{out} = \text{Lo})$

38

Good and bad Xors now distinguished




$$\begin{aligned} & ((i1=\text{Hi}) \wedge (i2=\text{Hi}) \Rightarrow (\text{out} = \text{Lo})) \wedge \\ & ((i1=\text{Hi}) \wedge (i2=\text{Lo}) \Rightarrow (\text{out} = \text{Hi})) \wedge \\ & ((i1=\text{Lo}) \wedge (i2=\text{Hi}) \Rightarrow \neg(\text{out} = \text{Lo})) \wedge \\ & ((i1=\text{Lo}) \wedge (i2=\text{Lo}) \Rightarrow \neg(\text{out} = \text{Hi})) \end{aligned}$$

$$\begin{aligned} & ((i1=\text{Hi}) \wedge (i2=\text{Hi}) \Rightarrow (\text{out} = \text{Lo})) \wedge \\ & ((i1=\text{Hi}) \wedge (i2=\text{Lo}) \Rightarrow (\text{out} = \text{Hi})) \wedge \\ & ((i1=\text{Lo}) \wedge (i2=\text{Hi}) \Rightarrow (\text{out} = \text{Hi})) \wedge \\ & ((i1=\text{Lo}) \wedge (i2=\text{Lo}) \Rightarrow (\text{out} = \text{Lo})) \end{aligned}$$

39

Earlier examples still work



• Define


$$\begin{aligned} & \text{Strong } v = ((v = \text{Hi}) \vee (v = \text{Lo})) \\ & \neg (\text{TBv Hi} = 1) \wedge (\text{TBv Lo} = 0) \\ & \neg \text{TAdd1Spec}(a, b, \text{cin}, \text{sum}, \text{cout}) = \\ & \quad (2 * (\text{TBv cout}) + \text{TBv sum} = \text{TBv a} + \text{TBv b} + \text{TBv cin}) \end{aligned}$$

• Then it follows that

$$\begin{aligned} & \neg \text{Strong } a \wedge \text{Strong } b \wedge \text{Strong } \text{cin} \\ & \Rightarrow \text{TAdd1Imp}(a, b, \text{cin}, \text{sum}, \text{cout}) \Rightarrow \text{TAdd1Spec}(a, b, \text{cin}, \text{sum}, \text{cout}) \\ & \quad \wedge \text{Strong } \text{sum} \wedge \text{Strong } \text{cout} \end{aligned}$$

40


Sequential shift register



- Switch models only allow us to deduce
 $(\text{ph1}=\text{Hi}) \wedge (\text{ph2}=\text{Hi}) \Rightarrow ((\text{in}=\text{Hi}) \Rightarrow (\text{out}=\text{Hi})) \wedge ((\text{in}=\text{Lo}) \Rightarrow (\text{out}=\text{Lo}))$
- Actual behaviour is a shift register
 - for simplicity **threshold effects ignored** in what follows


41

Phase 1: ph1=Hi and ph2=Lo



42


Phase 2: ph1=Lo and ph2=Hi



$$\begin{aligned} & (\text{ph1 } t = \text{Hi}) \wedge (\text{ph2 } t = \text{Lo}) \wedge \\ & \quad (\text{ph1}(t+1) = \text{Lo}) \wedge (\text{ph2}(t+1) = \text{Hi}) \\ \Rightarrow & \quad (\text{out}(t+1) = \text{in } t) \end{aligned}$$

43


Phase 3: ph1=Hi and ph2=Lo



$$\begin{aligned} & (\text{ph1 } t = \text{Hi}) \wedge (\text{ph2 } t = \text{Lo}) \wedge \\ & \quad (\text{ph1}(t+1) = \text{Lo}) \wedge (\text{ph2}(t+1) = \text{Hi}) \wedge \\ & \quad (\text{ph1}(t+2) = \text{Hi}) \wedge (\text{ph2}(t+2) = \text{Lo}) \\ \Rightarrow & \quad (\text{out}(t+2) = \text{in } t) \end{aligned}$$

44


Phase 4: ph1=Lo and ph2=Hi



$(\text{ph1}(t+2) = \text{Hi}) \wedge (\text{ph2}(t+2) = \text{Lo}) \wedge (\text{ph1}(t+3) = \text{Lo}) \wedge (\text{ph2}(t+3) = \text{Hi}) \Rightarrow (\text{out}(t+3) = \text{in}(t+2))$

45

Characterisation of behaviour



$(\text{ph1 } t = \text{Hi}) \wedge (\text{ph2 } t = \text{Lo}) \wedge (\text{ph1}(t+1) = \text{Lo}) \wedge (\text{ph2}(t+1) = \text{Hi}) \Rightarrow (\text{out}(t+1) = \text{in } t)$

$(\text{ph1 } t = \text{Hi}) \wedge (\text{ph2 } t = \text{Lo}) \wedge (\text{ph1}(t+1) = \text{Lo}) \wedge (\text{ph2}(t+1) = \text{Hi}) \wedge (\text{ph1}(t+2) = \text{Hi}) \wedge (\text{ph2}(t+2) = \text{Lo}) \Rightarrow (\text{out}(t+2) = \text{in } t)$

- $\text{out}(t+3)$ value follows by $t \mapsto t+2$ in first property

46

Unidirectional sequential model

- Four values: Hi, Lo, Fl ('floating'), X (unknown/error)

$\vdash \neg(\text{Hi} = \text{Lo}) \wedge \neg(\text{Lo} = \text{Hi}) \wedge \neg(\text{Hi} = \text{Fl}) \wedge \neg(\text{Fl} = \text{Hi}) \wedge \neg(\text{Lo} = \text{Fl}) \wedge \neg(\text{Fl} = \text{Lo})$


$\vdash \text{Strong } v = ((v = \text{Hi}) \vee (v = \text{Lo}))$

$\vdash \text{Float } v = (v = \text{Fl})$

- **Join operator:** U

```
 $\vdash v1 \cup v2 = \begin{cases} \text{Strong } v1 \wedge \text{Float } v2 & \text{then } v1 \text{ else} \\ \text{if } \text{Float } v1 \wedge \text{Strong } v2 & \text{then } v2 \text{ else} \\ \text{if } \text{Float } v1 \wedge \text{Float } v2 & \text{then Fl else X} \end{cases}$ 
```


$\vdash \text{Join}(i1, i2, out) = \forall t. \text{out } t = (i1 \ t) \cup (i2 \ t)$



$\vdash \text{Join}(i1, i2, out) = \forall t. \text{out } t = (i1 \ t) \cup (i2 \ t)$

$\vdash \text{Pwr out} = \forall t. \text{out } t = \text{Hi}$

$\vdash \text{Gnd out} = \forall t. \text{out } t = \text{Lo}$




$\vdash \text{Cap}(i, out) = \forall t. \text{out } t = \begin{cases} \text{if Strong}(i \ t) \text{ then } i \ t \text{ else} \\ \text{if } t=0 \text{ then X else} \\ \text{if } \text{Float}(i \ t) \wedge \text{Strong}(i(t-1)) \text{ then } i(t-1) \\ \text{else Fl} \end{cases}$


47

48

Unidirectional sequential transistor models




$\vdash \text{Nswitch}(g, i, \text{out}) = \forall t. \text{ out } t = \text{if } g t = \text{Hi} \text{ then } i t \text{ else } \\ \text{if } (g t = \text{Lo}) \vee (i t = \text{Fl}) \text{ then Fl} \\ \text{else X}$



$\vdash \text{Pswitch}(g, i, \text{out}) = \forall t. \text{ out } t = \text{if } g t = \text{Lo} \text{ then } i t \text{ else } \\ \text{if } (g t = \text{Hi}) \vee (i t = \text{Fl}) \text{ then Fl} \\ \text{else X}$

49

Sequential shift register model




$\vdash \text{ShiftReg}(i, \text{out}, \text{ph1}, \text{ph2}) = \\ \exists 11 12 13 14 15 16 17 18 19 110 111 112 113. \\ \text{Nswitch}(\text{ph1}, i, 11) \wedge \text{Cap}(11, 12) \wedge \\ \text{Pwr } 13 \wedge \text{Pswitch}(12, 13, 14) \wedge \text{Nswitch}(12, 16, 15) \wedge \text{Gnd } 16 \wedge \\ \text{Join}(14, 15, 17) \wedge \text{Nswitch}(\text{ph2}, 17, 18) \wedge \text{Cap}(18, 19) \wedge \\ \text{Pwr } 110 \wedge \text{Pswitch}(19, 110, 111) \wedge \text{Nswitch}(19, 113, 112) \wedge \text{Gnd } 113 \wedge \\ \text{Join}(111, 112, \text{out})$

- Lots more state variables than in combinational switch model!

50

Correctness of sequential shift register model




$\vdash \text{ShiftReg}(i, \text{out}, \text{ph1}, \text{ph2}) \wedge \text{Strong}(i, t) \wedge \\ (\text{ph1 } t = \text{Hi}) \wedge (\text{ph2 } t = \text{Lo}) \wedge \\ (\text{ph1}(t+1) = \text{Lo}) \wedge (\text{ph2}(t+1) = \text{Hi}) \wedge \\ \Rightarrow \\ (\text{out}(t+1) = i, t)$

$\vdash \text{ShiftReg}(i, \text{out}, \text{ph1}, \text{ph2}) \wedge \text{Strong}(i, t) \wedge \\ (\text{ph1 } t = \text{Hi}) \wedge (\text{ph2 } t = \text{Lo}) \wedge \\ (\text{ph1}(t+1) = \text{Lo}) \wedge (\text{ph2}(t+1) = \text{Hi}) \wedge \\ (\text{ph1}(t+2) = \text{Hi}) \wedge (\text{ph2}(t+2) = \text{Lo}) \wedge \\ \Rightarrow \\ (\text{out}(t+2) = i, t)$

51

A model of NMOS

- Need a new component: pullup




$\vdash \text{Pu}(i, \text{out}) = \forall t. \text{ out } t = \text{if } \text{Float}(i, t) \text{ then Hi } \text{else } i, t$

- If i is strong then out = i
- If i is floating then out = Hi

52


NMOS inverter



$\vdash \text{Inv}(i, \text{out}) = \exists 11 12 13. \text{Cap}(i, 11) \wedge \text{Gnd } 12 \wedge \text{Nswitch}(11, 12, 13) \wedge \text{Pu}(13, \text{out})$
 $\vdash \text{Inv}(i, \text{out}) \Rightarrow ((i \text{ t } = \text{Hi}) \Rightarrow (\text{out t } = \text{Lo})) \wedge ((i \text{ t } = \text{Lo}) \Rightarrow (\text{out t } = \text{Hi})) \wedge ((i(t+1) = \text{Fl}) \Rightarrow (((i \text{ t } = \text{Hi}) \Rightarrow (\text{out}(t+1) = \text{Lo})) \wedge ((i \text{ t } = \text{Lo}) \Rightarrow (\text{out}(t+1) = \text{Hi}))))$

53

Four phase NMOS shift register




$\vdash \text{FourPhaseShiftReg}(i, \text{out}, \text{ph1}, \text{ph2}, \text{ph3}, \text{ph4}) \wedge \text{Strong}(i(t+1)) \wedge (\text{ph1 t } = \text{Hi}) \wedge (\text{ph2 t } = \text{Lo}) \wedge (\text{ph3 t } = \text{Lo}) \wedge (\text{ph4 t } = \text{Lo}) \wedge (\text{ph1}(t+1) = \text{Lo}) \wedge (\text{ph2}(t+1) = \text{Hi}) \wedge (\text{ph3}(t+1) = \text{Lo}) \wedge (\text{ph4}(t+1) = \text{Lo}) \wedge (\text{ph1}(t+2) = \text{Lo}) \wedge (\text{ph2}(t+2) = \text{Lo}) \wedge (\text{ph3}(t+2) = \text{Hi}) \wedge (\text{ph4}(t+2) = \text{Lo}) \wedge (\text{ph1}(t+3) = \text{Lo}) \wedge (\text{ph2}(t+3) = \text{Lo}) \wedge (\text{ph3}(t+3) = \text{Lo}) \wedge (\text{ph4}(t+3) = \text{Hi}) \Rightarrow (\text{out}(t+3) = i(t+1))$

54

Phase 1 (precharge internal node)


Colour scheme: Hi, Lo, Fl; threshold effects ignored



$(\text{ph1 t } = \text{Hi}) \wedge (\text{ph2 t } = \text{Lo}) \wedge (\text{ph3 t } = \text{Lo}) \wedge (\text{ph4 t } = \text{Lo})$

Phase 2 (input Lo, retain precharge)

Colour scheme: Hi, Lo, Fl and dotted means precharge




$(\text{ph1}(t+1) = \text{Lo}) \wedge (\text{ph2}(t+1) = \text{Hi}) \wedge (\text{ph3}(t+1) = \text{Lo}) \wedge (\text{ph4}(t+1) = \text{Lo})$

$(i(t+1) = \text{Lo})$

55


56

Phase 3 (precharge out, internal node retains value)



$(\text{ph1}(t+2)=\text{Lo}) \wedge (\text{ph2}(t+2)=\text{Lo}) \wedge (\text{ph3}(t+2)=\text{Hi}) \wedge (\text{ph4}(t+2)=\text{Lo})$
 $(\text{out}(t+2) = \text{Hi})$

Phase 4 (kill precharge)




$(\text{ph1}(t+3)=\text{Lo}) \wedge (\text{ph2}(t+3)=\text{Lo}) \wedge (\text{ph3}(t+3)=\text{Lo}) \wedge (\text{ph4}(t+3)=\text{Hi})$
 $(\text{out}(t+3) = \text{Lo})$

57


58

Phase 1 (precharge internal node)



$(\text{ph1 } t = \text{Hi}) \wedge (\text{ph2 } t = \text{Lo}) \wedge (\text{ph3 } t = \text{Lo}) \wedge (\text{ph4 } t = \text{Lo})$
• *out* retains previous value

Phase 2 (input Hi, kill precharge)




$(\text{ph1}(t+1)=\text{Lo}) \wedge (\text{ph2}(t+1)=\text{Hi}) \wedge (\text{ph3}(t+1)=\text{Lo}) \wedge (\text{ph4}(t+1)=\text{Lo})$
 $(\text{i}(t+1) = \text{Hi})$

59

60


Phase 3 (precharge out, internal node retains value)



$(\text{ph1(t+2)} = \text{Lo}) \wedge (\text{ph2(t+2)} = \text{Lo}) \wedge (\text{ph3(t+2)} = \text{Hi}) \wedge (\text{ph4(t+2)} = \text{Lo})$

61

Phase 4 (out retains precharge)




$(\text{ph1(t+3)} = \text{Lo}) \wedge (\text{ph2(t+3)} = \text{Lo}) \wedge (\text{ph3(t+3)} = \text{Lo}) \wedge (\text{ph4(t+3)} = \text{Hi})$

$\text{out(t+3)} = \text{Hi}$

62

Four phase NMOS shift register model




```
| - FourPhaseShiftReg(i, out, ph1, ph2, ph3, ph4) =
  ∃11 12 13 14 15 16 17 18 19 110 111.
  Nswitch(ph1, ph1, 11) ∧ Nswitch(i, 13, 12) ∧ Nswitch(ph2, ph1, 13) ∧
  Join(11, 12, 14) ∧ Cap(14, 15) ∧ Cap(15, 16) ∧ Cap(16, 17) ∧
  Nswitch(ph3, ph3, 18) ∧ Nswitch(17, 110, 19) ∧ Nswitch(ph4, ph3, 110) ∧
  Join(18, 19, 111) ∧ Cap(111, out)
```

63

Conclusions

- Simple switch model good for sanity checking
 - won't catch threshold errors
 - purely combinational
- Threshold switch model catches threshold errors
 - proofs a bit harder (not much)
- Sequential models of dubious electrical validity
 - but they can sanity check functional correctness of designs
 - can handle subtle circuits



```
| - FourPhaseShiftReg(in, out, phi1, phi2, phi3, phi4)
  ∧ Strong(in(t+1))
  ∧ (phi1 t = Hi) ∧ (phi2 t = Lo) ∧ (phi3 t = Lo) ∧ (phi4 t = Lo)
  ∧ (phi1(t+1) = Lo) ∧ (phi2(t+1) = Hi) ∧ (phi3(t+1) = Lo) ∧ (phi4(t+1) = Lo)
  ∧ (phi1(t+2) = Lo) ∧ (phi2(t+2) = Lo) ∧ (phi3(t+2) = Hi) ∧ (phi4(t+2) = Lo)
  ∧ (phi1(t+3) = Lo) ∧ (phi2(t+3) = Lo) ∧ (phi3(t+3) = Lo) ∧ (phi4(t+3) = Hi)
  ⇒ (out(t+3) = in(t+1))
```

64

An earlier slide on Hoare logic for hardware

- Would like a generalised Hoare Logic specification:

$\vdash \{If\ environment\ ensures\ always\ that:\ DONE=0 \Rightarrow Load=0$

$and\ if\ Load\ is\ set\ to\ 1\ when:\ In1=x \wedge In2=y\}$

FOREVER

IF Load=1

THEN X:=In1; Y:=In2; DONE:=0; R:=X; Q:=0

ELSE IF Y≤R THEN R:=R-Y; Q:=Q+1

ELSE DONE:=1

{Then x and y will be stored into X and Y
and on the next cycle DONE will be set to 0
and sometime later DONE will be set to 1
and X and Y won't change until DONE is set to 1
and when DONE goes to 1 we have: $x = R + y \times Q$ }

- Stuff in red needs **Temporal Logic**

65

Specification and Verification II

DONE SO FAR:

- Higher-order logic used directly for specification and verification
 - various abstraction levels from transistors to high-level behaviour

COMING NEXT:

- Temporal logic
 - various constructs and time models: CTL, LTL
 - the 'Industry Standard' logic PSL
 - semantics via a shallow embedding in higher order logic
 - overview key ideas for model checking temporal logic properties
- Simulation (Verilog, VHDL) compared with formal verification

66

Aside: finding bugs *versus* providing assurance

Formal verification based debugging	Proof of correctness
proof failure \Rightarrow bugs	proof success \Rightarrow assurance
practical for real code	expensive and often impractical
unsound models OK	needs high fidelity models
unsafe implementation methods OK	important to use trustworthy tools

- A bug is a bug no matter how found!
- Assurance mainly supported by certification agencies
 - safety and security critical systems
- Companies (Intel, AMD, MS) mostly use FV for debugging
- A current research goal:**
adapt bug-finding verification methods for correctness assurance
 - validate models used for debugging
 - deductive (hence sound) implementations of known verification methods

67

NEW TOPIC: Model Checking

- Models as state transition systems
- Reachability properties
- Counterexamples (used for debugging)
- Binary Decision Diagrams – BDDs
- Symbolic reachability checking
- A general property language: CTL
- Semantics in HOL (shallow embedding)
- Examples of CTL properties
- Overview of model checking (explicit state and symbolic)
- Linear Temporal Logic (LTL)
- Expressibility, CTL*
- Interval Temporal Logic (ITL)
- Accellera Property Specification Language (Sugar/PSL)


68

Models are expressed as State Transition Systems

- Set of states: type states
- Set of initial states: predicate \mathcal{B}
 - $\mathcal{B} : \text{states} \rightarrow \text{bool}$
 - $\mathcal{B} s$ means s is an initial state
- State transition relation: \mathcal{R}
 - $\mathcal{R} : \text{states} \times \text{states} \rightarrow \text{bool}$
 - $\mathcal{R}(s, s')$ means s' a successor to s

69

\mathcal{R} defines a branching time model



70

Example: single state machine

- State transition function: δ
 - $\delta : \text{states} \times \text{inputs} \rightarrow \text{states}$
- Define state transition relation:
$$\mathcal{R}(s, s') = \exists \text{inp. } s' = \delta(s, \text{inp})$$
- Deterministic machine:
 - non-deterministic transition relation
 - existential quantification over inputs
 - so called “input non-determinism”

71

Example: n machines in parallel

- Assume n state variables
 - $\text{states} = \text{states}_1 \times \dots \times \text{states}_n$
 - $\vec{v} = (v_1, \dots, v_n)$
- Assume n transition functions
$$\delta_i : \text{states} \times \text{inputs} \rightarrow \text{states}_i \quad (1 \leq i \leq n)$$
- Note: each machine δ_i reads all inputs and states
- An \mathcal{R} -step is a non-deterministically chosen step of one machine
$$\begin{aligned} \mathcal{R}(\vec{v}, \vec{v}') = & \exists \text{inp. } \\ & v'_1 = \delta_1(\vec{v}, \text{inp}) \wedge v'_2 = v_2 \wedge \dots \wedge v'_n = v_n \\ & \vee \\ & v'_1 = v_1 \wedge v'_2 = \delta_2(\vec{v}, \text{inp}) \wedge \dots \wedge v'_n = v_n \\ & \vee \\ & \vdots \\ & \vee \\ & v'_1 = v_1 \wedge v'_2 = v_2 \wedge \dots \wedge v'_n = \delta_n(\vec{v}, \text{inp}) \end{aligned}$$
- Asynchronous parallel composition

72

Explicit state property checking

- Goal: check some property P holds of all reachable states
 - e.g. $P(s)$ means s has no errors
- Represent sets of states somehow
- Start with $S_0 = \{s \mid \mathcal{B} s\}$
- Iteratively compute with $S_{n+1} = S_n \cup \{s \mid \exists u. u \in S_n \wedge \mathcal{R}(u, s)\}$
- Note $S_0 \subseteq S_1 \subseteq S_2 \subseteq \dots$
 - if finite number of states then eventually reach an n such that $S_n = S_{n+1}$
 - so S_n is set of reachable states
- Now check $P(s)$ for every reachable s (i.e. for every $s \in S_n$)

73


Symbolic approach: representing sets as formulas

- Set $\{b_1, b_2, \dots, b_n\}$ represented by formula $v = b_1 \vee v = b_2 \vee \dots \vee v = b_n$
 - b_1, b_2, \dots, b_n are truth-values (i.e. T or F)
 - v is a boolean variable
 - $b \in \{b_1, b_2, \dots, b_n\}$ if and only if $\vdash (v = b_1 \vee v = b_2 \vee \dots \vee v = b_n) [b/v]$
- A set of states
 $\{(b_{11}, \dots, b_{1m}), \dots, (b_{n1}, \dots, b_{nm})\}$
is represented by a formula with m boolean variables:
 $(v_1 = b_{11} \wedge \dots \wedge v_m = b_{1m}) \vee \dots \vee (v_1 = b_{n1} \wedge \dots \wedge v_m = b_{nm})$
- To test if (b_1, \dots, b_m) is in the set,
just evaluate the formula with $v_1 = b_1, \dots, v_m = b_m$, i.e. evaluate:
 $((v_1 = b_{11} \wedge \dots \wedge v_m = b_{1m}) \vee \dots \vee (v_1 = b_{n1} \wedge \dots \wedge v_m = b_{nm})) [(b_1, \dots, b_m) / (v_1, \dots, v_m)]$

74

Transition relations as Boolean Formulas

- Part of a handshake circuit
(model at cycle level – registers are unit delays)



- Primed variables ($dreq'$, $q0'$, $dack'$) represent ‘next state’
- Transition relation is:
 $(q0' = dreq) \wedge (dack' = dreq \wedge (q0 \vee (\neg q0 \wedge dack)))$
- Transition relation equivalent to:
 $(q0' = dreq) \wedge (dack' = dreq \wedge (q0 \vee dack))$
- Define $\mathcal{R}_{\text{RECEIVER}}$ by:
 $\mathcal{R}_{\text{RECEIVER}}((dreq, q0, dack), (dreq', q0', dack')) = (q0' \Leftrightarrow dreq) \wedge (dack' \Leftrightarrow dreq \wedge (q0 \vee dack))$
- $dreq'$ unconstrained, hence non-determinism

75

Symbolic reachability: sets of states are formulas

- Condition for a state s to be reachable in one \mathcal{R} -step from a state in \mathcal{B}
 $\exists u. \mathcal{B} u \wedge \mathcal{R}(u, s)$
- Define $\text{ReachBy } n \mathcal{R} \mathcal{B}$ to be set of states reachable in at most n steps:
 $\vdash \text{ReachBy } 0 \mathcal{R} \mathcal{B} s = \mathcal{B} s$
 $\vdash \text{ReachBy } (n+1) \mathcal{R} \mathcal{B} s = \text{ReachBy } n \mathcal{R} \mathcal{B} s$
 $\quad \vee$
 $\quad \exists u. \text{ReachBy } n \mathcal{R} \mathcal{B} u \wedge \mathcal{R}(u, s)$
- Reachable states are states reachable in a finite number of steps:
 $\vdash \text{Reach } \mathcal{R} \mathcal{B} s = \exists n. \text{ReachBy } n \mathcal{R} \mathcal{B} s$
- Key property (equality between predicates represents set equality):
 $\vdash (\text{ReachBy } n \mathcal{R} \mathcal{B} = \text{ReachBy } (n+1) \mathcal{R} \mathcal{B})$
 \Rightarrow
 $(\text{Reach } \mathcal{R} \mathcal{B} = \text{ReachBy } n \mathcal{R} \mathcal{B})$

76

Represent formulas as Binary Decision Diagrams

- Reduced Ordered Binary Decision Diagrams (ROBDDs or BDDs for short) are a data-structure for representing Boolean formulas


- Key features:
 - canonical (given a variable ordering)
 - efficient to manipulate

- Variables: $v = \text{if } v \text{ then } 1 \text{ else } 0$ and $\neg v = \text{if } v \text{ then } 0 \text{ else } 1$

- Example: BDDs of variable v and $\neg v$




- Example: BDDs of $v_1 \wedge v_2$ and $v_1 \vee v_2$




77

More BDD examples

- BDD of $v_1 = v_2$



- BDD of $v_1 \neq v_2$




78

BDD of a transition relation

- BDDs of

$$(v1' = (v1 = v2)) \wedge (v2' = (v1 \oplus v2))$$

with two different variable orderings



- Exercise: draw BDD of $\mathcal{R}_{\text{RECEIVER}}$

79

Standard BDD operations

- If formulas f_1, f_2 represents sets s_1, s_2 , respectively then $f_1 \wedge f_2, f_1 \vee f_2$ represent $s_1 \cap s_2, s_1 \cup s_2$ respectively
- Standard algorithms can compute boolean operation on BDDs.
- If $f(x)$ represents $\{x \mid \mathcal{B}(x)\}$ and $g(s, s')$ represents $\{(s, s') \mid \mathcal{R}(s, s')\}$ then $\exists u. f(u) \wedge g(u, s)$ represents $\{s \mid \exists u. \mathcal{R}(u, s)\}$
- Exist algorithm to compute BDD of $\exists u. h(u, v)$ from BDD of $h(u, v)$
 - BDD of $\exists u. h(u, v)$ is BDD of $h(\mathbf{T}, v) \vee h(\mathbf{F}, v)$
- Given a BDD representing formula f with free variables v_1, \dots, v_n there exists an algorithm to find truth-values b_1, \dots, b_n such that if $v_1 = b_1, \dots, v_n = b_n$ then f evaluates to \mathbf{T}
 - b_1, \dots, b_n is a satisfying assignment (solution to SAT problem)
 - $f[(b_1, \dots, b_n)/(v_1, \dots, v_n)]$ evaluates to \mathbf{T}
 - used for counterexample generation (see later)

80

Reachable States via BDDs

- Represent $\mathcal{R}(s, s')$ and $\mathcal{B} s$ as BDDs
- Iteratively compute BDDs of $\mathcal{S}_0 s$, $\mathcal{S}_1 s$, $\mathcal{S}_2 s$ etc:

$$\begin{aligned}\mathcal{S}_0 s &= \mathcal{B} s \\ \mathcal{S}_1 s &= \mathcal{S}_0 s \vee \exists u. \mathcal{S}_0 u \wedge \mathcal{R}(u, s) \\ \mathcal{S}_2 s &= \mathcal{S}_1 s \vee \exists u. \mathcal{S}_1 u \wedge \mathcal{R}(u, s) \\ &\vdots \\ \mathcal{S}_{n+1} s &= \mathcal{S}_n s \vee \exists u. \mathcal{S}_n u \wedge \mathcal{R}(u, s)\end{aligned}$$

- BDD of $\exists u. \mathcal{S}_i u \wedge \mathcal{R}(u, s)$ computed by:

$$\exists u. (\mathcal{S}_i s)[u/s] \wedge \mathcal{R}(s, s')[u/s]/(s, s')$$

efficient using standard BDD algorithms
(renaming, then conjunction, then existential quantification)


- At each iteration check $\mathcal{S}_{n+1} s = \mathcal{S}_n s$ **efficient using BDDs**,
when $\mathcal{S}_{n+1} s = \mathcal{S}_n s$ can conclude

Reach $\mathcal{R} \mathcal{B} s = \mathcal{S}_n s$

hence have computed BDD of Reach $\mathcal{R} \mathcal{B} s$

81

Example BDD optimisation: disjunctive partitioning



- Transition relation (asynchronous interleaving semantics):

$$\begin{aligned}\mathcal{R}(x, y, z), (x', y', z') = \\ (x' = \delta_x(x, y, z) \wedge y' = y \wedge z' = z) \vee \\ (x' = x \wedge y' = \delta_y(x, y, z) \wedge z' = z) \vee \\ (x' = x \wedge y' = y \wedge z' = \delta_z(x, y, z))\end{aligned}$$

82

Avoiding building big BDDs

- Transition relation for three machines in parallel

$$\begin{aligned}\mathcal{R}(x, y, z), (x', y', z') = \\ (x' = \delta_x(x, y, z) \wedge y' = y \wedge z' = z) \vee \\ (x' = x \wedge y' = \delta_y(x, y, z) \wedge z' = z) \vee \\ (x' = x \wedge y' = y \wedge z' = \delta_z(x, y, z))\end{aligned}$$

- Recall:

$$\begin{aligned}\text{ReachBy } (n+1) \mathcal{R} \mathcal{B} s \\ = \text{ReachBy } n \mathcal{R} \mathcal{B} s \vee \\ \exists u. \text{ReachBy } n \mathcal{R} \mathcal{B} u \wedge \mathcal{R}(u, s)\end{aligned}$$

- With $s = (x, y, z)$ it can be shown (see next slide):

$$\begin{aligned}\text{ReachBy } (n+1) \mathcal{R} \mathcal{B} (x, y, z) \\ = \text{ReachBy } n \mathcal{R} \mathcal{B} (x, y, z) \vee \\ (\exists x. \text{ReachBy } n \mathcal{R} \mathcal{B} (x, y, z) \wedge x = \delta_x(x, y, z)) \vee \\ (\exists y. \text{ReachBy } n \mathcal{R} \mathcal{B} (x, y, z) \wedge y = \delta_y(x, y, z)) \vee \\ (\exists z. \text{ReachBy } n \mathcal{R} \mathcal{B} (x, y, z) \wedge z = \delta_z(x, y, z))\end{aligned}$$

- $\mathcal{R}(u, s)$ not a subterm: ‘early quantification’, ‘disjunctive partitioning’

83

More Details (Exercise: check the logic below)

Let $\text{Ry}(x, y, z)$ abbreviate $\text{ReachBy } n \mathcal{R} \mathcal{B}(x, y, z)$ then:

$$\begin{aligned}&\exists \bar{x} \bar{y} \bar{z}. \text{ReachBy } n \mathcal{R} \mathcal{B}(\bar{x}, \bar{y}, \bar{z}) \wedge \mathcal{R}((\bar{x}, \bar{y}, \bar{z}), (x, y, z)) \\ &= \exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge \mathcal{R}((\bar{x}, \bar{y}, \bar{z}), (x, y, z)) \\ &= \exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge ((x = \delta_x(\bar{x}, \bar{y}, \bar{z}) \wedge y = \bar{y} \wedge z = \bar{z}) \vee \\ &\quad (x = \bar{x} \wedge y = \delta_y(\bar{x}, \bar{y}, \bar{z}) \wedge z = \bar{z}) \vee \\ &\quad (x = \bar{x} \wedge y = \bar{y} \wedge z = \delta_z(\bar{x}, \bar{y}, \bar{z}))) \\ &= (\exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge x = \delta_x(\bar{x}, \bar{y}, \bar{z}) \wedge y = \bar{y} \wedge z = \bar{z}) \vee \\ &\quad (\exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge x = \bar{x} \wedge y = \delta_y(\bar{x}, \bar{y}, \bar{z}) \wedge z = \bar{z}) \vee \\ &\quad (\exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge x = \bar{x} \wedge y = \bar{y} \wedge z = \delta_z(\bar{x}, \bar{y}, \bar{z})) \\ &= (\exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge x = \delta_x(\bar{x}, \bar{y}, \bar{z}) \wedge y = \bar{y} \wedge z = \bar{z}) \vee \\ &\quad (\exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge x = \bar{x} \wedge y = \delta_y(\bar{x}, \bar{y}, \bar{z}) \wedge z = \bar{z}) \vee \\ &\quad (\exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge x = \bar{x} \wedge y = \bar{y} \wedge z = \delta_z(\bar{x}, \bar{y}, \bar{z})) \\ &= ((\exists \bar{x}. \text{Ry}(\bar{x}, y, z) \wedge x = \delta_x(\bar{x}, y, z)) \wedge (\exists \bar{y}. y = \bar{y}) \wedge (\exists \bar{z}. z = \bar{z})) \vee \\ &\quad ((\exists \bar{x}. x = \bar{x}) \wedge (\exists \bar{y}. \text{Ry}(\bar{x}, \bar{y}, z) \wedge y = \delta_y(\bar{x}, \bar{y}, z)) \wedge (\exists \bar{z}. z = \bar{z})) \vee \\ &\quad ((\exists \bar{x}. x = \bar{x}) \wedge (\exists \bar{y}. y = \bar{y}) \wedge (\exists \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge z = \delta_z(\bar{x}, \bar{y}, \bar{z}))) \\ &= (\exists \bar{x}. \text{Ry}(\bar{x}, y, z) \wedge x = \delta_x(\bar{x}, y, z)) \vee \\ &\quad (\exists \bar{y}. \text{Ry}(\bar{x}, \bar{y}, z) \wedge y = \delta_y(\bar{x}, \bar{y}, z)) \vee \\ &\quad (\exists \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge z = \delta_z(\bar{x}, \bar{y}, \bar{z}))\end{aligned}$$

84

Verification and Counterexamples

- Typical safety question:
 - is \mathcal{Q} true in all reachable states?
 - i.e. is $\text{Reach } \mathcal{R} \mathcal{B} s \Rightarrow \mathcal{Q}_s$ true?
- Compute BDD of $\text{Reach } \mathcal{R} \mathcal{B} s \Rightarrow \mathcal{Q}_s$
- Formula is true if BDD is the single node $\boxed{1}$
 - because \mathbb{T} represented by a unique BDD (canonical property)
- If BDD is not $\boxed{1}$ can get counterexample

85

Generating Counterexample Traces

BDD algorithms can find satisfying assignments (SAT)

- Suppose $\text{Reach } \mathcal{R} \mathcal{B} s \Rightarrow \mathcal{Q}_s$ is not true
- Must exist s satisfying $\text{Reach } \mathcal{R} \mathcal{B} s \wedge \neg \mathcal{Q}_s$
- Find counterexample algorithm:
 - iteratively generate BDDs of $\text{ReachBy } i \mathcal{R} \mathcal{B} s$ ($i = 0, 1, \dots$)
 - at each stage check if $\text{ReachBy } i \mathcal{R} \mathcal{B} s \wedge \neg(Q_s)$ satisfiable
 - hence find first n and, using SAT, a state s_n such that
 $(\text{ReachBy } n \mathcal{R} \mathcal{B} s \wedge \neg(Q_s)) [s_n/s]$
 i.e.
 $\text{ReachBy } n \mathcal{R} \mathcal{B} s_n \wedge \neg(Q_s)$
- Then use BDD SAT to get s_{n-1} where
 $(\text{ReachBy } (n-1) \mathcal{R} \mathcal{B} s \wedge \mathcal{R}(s, s_n)) [s_{n-1}/s]$
 i.e.
 $\text{ReachBy } (n-1) \mathcal{R} \mathcal{B} s_{n-1} \wedge \mathcal{R}(s_{n-1}, s_n)$
- Iteratively trace backwards to get s_0, \dots, s_0 where for $0 < i \leq n$:
 $\text{ReachBy } (i-1) \mathcal{R} \mathcal{B} s_{i-1} \wedge \mathcal{R}(s_{i-1}, s_i)$
- Can sometimes apply partitioning, so BDD of \mathcal{R} not needed

86

Example (from an exam)

Consider a 3x3 array of 9 switches



Suppose each switch 1,2,...,9 can either be on or off, and that toggling any switch will automatically toggle all its immediate neighbours. For example, toggling switch 5 will also toggle switches 2, 4, 6 and 8, and toggling switch 6 will also toggle switches 3, 5 and 9.

- Devise a state space [4 marks] and transition relation [6 marks] to represent the behavior of the array of switches
- You are given the problem of getting from an initial state in which even numbered switches are on and odd numbered switches are off, to a final state in which all the switches are off.
 Write down predicates on your state space that characterises the initial [2 marks] and final [2 marks] states.
- Explain how you might use a model checker to find a sequences of switches to toggle to get from the initial to final state. [6 marks]
 You are not expected to actually solve the problem, but only to explain how to represent it in terms of model checking.

87

Solution

The state space can consist of the set of vectors

$(v_0, v_1, v_2, v_3, v_4, v_5, v_6, v_7, v_8)$

where the boolean variable v_i represents switch number $i+1$, and is true if and only if switch $i+1$ is \mathbb{T} .

A transition relation Trans is then defined by:

$$\begin{aligned} \text{Trans}((v_0, v_1, v_2, v_3, v_4, v_5, v_6, v_7, v_8), (v_0', v_1', v_2', v_3', v_4', v_5', v_6', v_7', v_8')) \\ = ((v_0' = \neg v_0) \wedge (v_1' = \neg v_1) \wedge (v_2' = \neg v_2) \wedge (v_3' = \neg v_3) \wedge (v_4' = \neg v_4) \wedge \\ (v_5' = v_5) \wedge (v_6' = v_6) \wedge (v_7' = v_7) \wedge (v_8' = v_8)) \quad (\text{toggle switch 1}) \\ \vee ((v_0' = \neg v_0) \wedge (v_1' = \neg v_1) \wedge (v_2' = \neg v_2) \wedge (v_3' = v_3) \wedge (v_4' = \neg v_4) \wedge \\ (v_5' = v_5) \wedge (v_6' = v_6) \wedge (v_7' = v_7) \wedge (v_8' = v_8)) \quad (\text{toggle switch 2}) \\ \vee ((v_0' = v_0) \wedge (v_1' = \neg v_1) \wedge (v_2' = \neg v_2) \wedge (v_3' = v_3) \wedge (v_4' = v_4) \wedge \\ (v_5' = \neg v_5) \wedge (v_6' = v_6) \wedge (v_7' = v_7) \wedge (v_8' = v_8)) \quad (\text{toggle switch 3}) \\ \vee ((v_0' = \neg v_0) \wedge (v_1' = v_1) \wedge (v_2' = v_2) \wedge (v_3' = \neg v_3) \wedge (v_4' = \neg v_4) \wedge \\ (v_5' = v_5) \wedge (v_6' = \neg v_6) \wedge (v_7' = v_7) \wedge (v_8' = v_8)) \quad (\text{toggle switch 4}) \\ \vee ((v_0' = v_0) \wedge (v_1' = \neg v_1) \wedge (v_2' = v_2) \wedge (v_3' = \neg v_3) \wedge (v_4' = \neg v_4) \wedge \\ (v_5' = \neg v_5) \wedge (v_6' = v_6) \wedge (v_7' = \neg v_7) \wedge (v_8' = v_8)) \quad (\text{toggle switch 5}) \\ \vee ((v_0' = v_0) \wedge (v_1' = v_1) \wedge (v_2' = \neg v_2) \wedge (v_3' = v_3) \wedge (v_4' = \neg v_4) \wedge \\ (v_5' = \neg v_5) \wedge (v_6' = v_6) \wedge (v_7' = v_7) \wedge (v_8' = \neg v_8)) \quad (\text{toggle switch 6}) \\ \vee ((v_0' = v_0) \wedge (v_1' = v_1) \wedge (v_2' = v_2) \wedge (v_3' = \neg v_3) \wedge (v_4' = v_4) \wedge \\ (v_5' = v_5) \wedge (v_6' = \neg v_6) \wedge (v_7' = \neg v_7) \wedge (v_8' = v_8)) \quad (\text{toggle switch 7}) \\ \vee ((v_0' = v_0) \wedge (v_1' = v_1) \wedge (v_2' = v_2) \wedge (v_3' = v_3) \wedge (v_4' = \neg v_4) \wedge \\ (v_5' = v_5) \wedge (v_6' = \neg v_6) \wedge (v_7' = \neg v_7) \wedge (v_8' = \neg v_8)) \quad (\text{toggle switch 8}) \\ \vee ((v_0' = v_0) \wedge (v_1' = v_1) \wedge (v_2' = v_2) \wedge (v_3' = v_3) \wedge (v_4' = v_4) \wedge \\ (v_5' = \neg v_5) \wedge (v_6' = v_6) \wedge (v_7' = \neg v_7) \wedge (v_8' = \neg v_8)) \quad (\text{toggle switch 9}) \end{aligned}$$

88

Predicates `Init`, `Final` characterising the initial and final states, respectively, are defined by:

`Init(v0,v1,v2,v3,v4,v5,v6,v7,v8) =`
 $\neg v_0 \wedge v_1 \wedge \neg v_2 \wedge v_3 \wedge \neg v_4 \wedge v_5 \wedge \neg v_6 \wedge v_7 \wedge \neg v_8$

`Final(v0,v1,v2,v3,v4,v5,v6,v7,v8) =`
 $\neg v_0 \wedge \neg v_1 \wedge \neg v_2 \wedge \neg v_3 \wedge \neg v_4 \wedge \neg v_5 \wedge \neg v_6 \wedge \neg v_7 \wedge \neg v_8$

Model checkers can find counter-examples to properties, and sequences of transitions from an initial state to a counter-example state. Thus we could use a model checker to find a trace to a counter-example to the property that $\neg \text{Final}(v_0, v_1, v_2, v_3, v_4, v_5, v_6, v_7, v_8)$.

89


Properties

- Reach $\mathcal{R} \mathcal{B} s \Rightarrow \mathcal{Q} s$ means \mathcal{Q} true in all reachable states
- Might want to verify other properties, e.g:
 1. `DeviceEnabled` is always true somewhere along every path starting anywhere (i.e. it holds infinitely often along every path)
 2. From any state it is possible to get to a state for which `Restart` holds
 3. `Ack` is true on all paths sometime between i units of time later and j units of time later.
- CTL is a logic for expressing such properties
- Exist efficient algorithms for checking them
- Model checking:
 - check property in a model
 - Emerson, Clarke & Sifakis, early 1980s – Turing award 2008
 - used in industry (e.g. IBM's RuleBase tool)
- Language wars: CTL vs LTL, PSL vs SVA

90


Concrete example

- Consider circuit below:



- Input: `dreq`, registers: `q0`, `dack`

- Timing Diagram:




If `dreq` rises, then it continues high, until it is acknowledged by a rise on `dack`.

If `dreq` falls, then it will continue low until `dack` false.

91

Paths and computations



- Properties can asserted about complete computation trees (CTL)
- Properties can be asserted just about paths (LTL)

92

Paths, branching time and linear time

- Let \mathcal{R} have type $\alpha \times \alpha \rightarrow \text{bool}$
 - \mathcal{R} is a transition relation
 - α ranges (intuitively) over states
- An \mathcal{R} -path is a function $\sigma : \text{num} \rightarrow \alpha$ such that: $\forall t. \mathcal{R}(\sigma(t), \sigma(t+1))$
- Path(\mathcal{R}, s) σ means σ is an \mathcal{R} -path from s
 $\text{Path}(\mathcal{R}, s)\sigma = (\sigma(0)=s) \wedge \forall t. \mathcal{R}(\sigma(t), \sigma(t+1))$
-
- CTL is a branching time logic
 - properties may hold along all paths – A
 - properties may hold along some paths – E
- LTL is a linear time logic
 - only properties along all paths – no path quantifiers

93

Computation Tree Logic (CTL)

- Syntax of CTL well-formed formulas:

$wff ::= \text{Atom}(p)$	(Atomic formula)
$\neg wff$	(Negation)
$wff_1 \wedge wff_2$	(Conjunction)
$wff_1 \vee wff_2$	(Disjunction)
$wff_1 \Rightarrow wff_2$	(Implication)
$\text{AX} wff$	(All successors)
$\text{EX} wff$	(Some successors)
$\text{A}[wff_1 \text{ U } wff_2]$	(Until – along all paths)
$\text{E}[wff_1 \text{ U } wff_2]$	(Until – along some path)

- Atomic formulas p are properties of states
 - sometimes just write “ p ” rather than “ $\text{Atom}(p)$ ”
- General CTL formulas P are properties of models

94

Semantics of CTL (shallow embedding)

- A model is a pair (\mathcal{R}, s) — a transition relation and an initial state
- Define:

$$\begin{aligned}
 \text{Atom}(p) &= \lambda(\mathcal{R}, s). p(s) \\
 \neg P &= \lambda(\mathcal{R}, s). \neg(P(\mathcal{R}, s)) \\
 P \wedge Q &= \lambda(\mathcal{R}, s). P(\mathcal{R}, s) \wedge Q(\mathcal{R}, s) \\
 P \vee Q &= \lambda(\mathcal{R}, s). P(\mathcal{R}, s) \vee Q(\mathcal{R}, s) \\
 P \Rightarrow Q &= \lambda(\mathcal{R}, s). P(\mathcal{R}, s) \Rightarrow Q(\mathcal{R}, s) \\
 \text{AX}P &= \lambda(\mathcal{R}, s). \forall s'. \mathcal{R}(s, s') \Rightarrow P(\mathcal{R}, s') \\
 \text{EX}P &= \lambda(\mathcal{R}, s). \exists s'. \mathcal{R}(s, s') \wedge P(\mathcal{R}, s') \\
 \text{A}[P \text{ U } Q] &= \lambda(\mathcal{R}, s). \forall \sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 &\quad \Rightarrow \\
 &\quad \exists i. \bigwedge_{j < i} Q(\mathcal{R}, \sigma(j)) \\
 &\quad \forall j. j < i \Rightarrow P(\mathcal{R}, \sigma(j)) \\
 \text{E}[P \text{ U } Q] &= \lambda(\mathcal{R}, s). \exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 &\quad \wedge \\
 &\quad \exists i. Q(\mathcal{R}, \sigma(i)) \\
 &\quad \wedge \\
 &\quad \forall j. j < i \Rightarrow P(\mathcal{R}, \sigma(j))
 \end{aligned}$$

95

The defined operator AF

- Define $\text{AF}P = \text{A}[\text{T U } P]$
 - $\text{AF}P$ is true if P holds somewhere along every \mathcal{R} -path – P is inevitable
- $$\begin{aligned}
 \text{AF}P &= \text{A}[\text{T U } P] \\
 &= \lambda(\mathcal{R}, s). \\
 &\quad \forall \sigma. \\
 &\quad \text{Path}(\mathcal{R}, s)\sigma \\
 &\quad \Rightarrow \\
 &\quad \exists i. P(\mathcal{R}, \sigma(i)) \wedge \forall j. j < i \Rightarrow \text{T}(\mathcal{R}, \sigma(j)) \\
 &= \lambda(\mathcal{R}, s). \\
 &\quad \forall \sigma. \\
 &\quad \text{Path}(\mathcal{R}, s)\sigma \\
 &\quad \Rightarrow \\
 &\quad \exists i. P(\mathcal{R}, \sigma(i))
 \end{aligned}$$

96

The defined operator EF

- Define $\text{EF}P = \mathbf{E}[\mathbf{T} \cup P]$
- $\text{EF}P$ is true if P holds somewhere along some \mathcal{R} -path
– i.e. P potentially holds

$$\begin{aligned}\text{EF}P &= \mathbf{E}[\mathbf{T} \cup P] \\ &= \lambda(\mathcal{R}, s). \exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \exists i. P(\mathcal{R}, \sigma(i)) \wedge \forall j. j < i \Rightarrow \mathbf{T}(\mathcal{R}, \sigma(j)) \\ &= \lambda(\mathcal{R}, s). \exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \exists i. P(\mathcal{R}, \sigma(i))\end{aligned}$$

97

The defined operator AG

- Define $\text{AG}P = \neg\text{EF}(\neg P)$
- $\text{AG}P$ is true if P holds everywhere along every \mathcal{R} -path

$$\begin{aligned}\text{AG}P &= \neg\text{EF}(\neg P) \\ &= \lambda(\mathcal{R}, s). (\neg\text{EF}(\neg P))(\mathcal{R}, s) \\ &= \lambda(\mathcal{R}, s). \neg(\exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \exists i. (\neg P)(\mathcal{R}, \sigma(i))) \\ &= \lambda(\mathcal{R}, s). \neg(\exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \exists i. \neg P(\mathcal{R}, \sigma(i))) \\ &= \lambda(\mathcal{R}, s). \forall \sigma. \neg(\text{Path}(\mathcal{R}, s)\sigma \wedge \exists i. \neg P(\mathcal{R}, \sigma(i))) \\ &= \lambda(\mathcal{R}, s). \forall \sigma. \neg\text{Path}(\mathcal{R}, s)\sigma \vee \neg(\exists i. \neg P(\mathcal{R}, \sigma(i))) \\ &= \lambda(\mathcal{R}, s). \forall \sigma. \neg\text{Path}(\mathcal{R}, s)\sigma \vee \forall i. \neg\neg P(\mathcal{R}, \sigma(i)) \\ &= \lambda(\mathcal{R}, s). \forall \sigma. \text{Path}(\mathcal{R}, s)\sigma \Rightarrow \forall i. P(\mathcal{R}, \sigma(i))\end{aligned}$$

- $\text{AG}P$ means P true at all reachable states
- $\text{AG}(\text{Atom } p)(\mathcal{R}, s) \equiv \forall s'. \text{Reach } \mathcal{R} (\lambda x. x=s) s' \Rightarrow p(s')$

98

The defined operator EG

- $\text{EG}P$ is true if P holds everywhere along some \mathcal{R} -path

$$\begin{aligned}\text{EG}P &= \neg\text{AF}(\neg P) \\ &= \lambda(\mathcal{R}, s). (\neg\text{AF}(\neg P))(\mathcal{R}, s) \\ &= \lambda(\mathcal{R}, s). \neg(\forall \sigma. \text{Path}(\mathcal{R}, s)\sigma \Rightarrow \exists i. (\neg P)(\mathcal{R}, \sigma(i))) \\ &= \lambda(\mathcal{R}, s). \neg(\forall \sigma. \text{Path}(\mathcal{R}, s)\sigma \Rightarrow \exists i. \neg P(\mathcal{R}, \sigma(i))) \\ &= \lambda(\mathcal{R}, s). \exists \sigma. \neg(\text{Path}(\mathcal{R}, s)\sigma \Rightarrow \exists i. \neg P(\mathcal{R}, \sigma(i))) \\ &= \lambda(\mathcal{R}, s). \exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \neg(\exists i. \neg P(\mathcal{R}, \sigma(i))) \\ &= \lambda(\mathcal{R}, s). \exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \forall i. \neg\neg P(\mathcal{R}, \sigma(i)) \\ &= \lambda(\mathcal{R}, s). \exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \forall i. P(\mathcal{R}, \sigma(i))\end{aligned}$$

99

The defined operator A[PWQ]

- $\text{A}[PWQ]$ is a ‘partial correctness’ version of $\text{A}[PUQ]$
- It is true if along a path if
 - P always holds along the path
 - Q holds sometime on the path, and until it does P holds
- Define

$$\begin{aligned}\text{A}[PWQ] &= \neg\mathbf{E}[(P \wedge \neg Q) \mathbf{U}(\neg P \wedge \neg Q)] \\ &= \lambda(\mathcal{R}, s). (\neg\mathbf{E}[(P \wedge \neg Q) \mathbf{U}(\neg P \wedge \neg Q)])(\mathcal{R}, s) \\ &= \lambda(\mathcal{R}, s). \neg(\mathbf{E}[(P \wedge \neg Q) \mathbf{U}(\neg P \wedge \neg Q)])(\mathcal{R}, s) \\ &= \lambda(\mathcal{R}, s). \neg(\exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \neg P(\mathcal{R}, \sigma(i)) \wedge \neg Q(\mathcal{R}, \sigma(j)) \wedge \forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j)))\end{aligned}$$
- Exercise: understand the next three slides

100

A[PWQ] continued (1)

- Continuing:

$$\begin{aligned}
 & \lambda(\mathcal{R}, s). \\
 & \neg(\exists\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \wedge \\
 & \quad \exists i. (\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \wedge \forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j))) \\
 = & \lambda(\mathcal{R}, s). \\
 & \forall\sigma. \neg(\text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \wedge \\
 & \quad \exists i. (\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \wedge \forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j))) \\
 = & \lambda(\mathcal{R}, s). \\
 & \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \neg(\exists i. (\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \wedge \forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j))) \\
 = & \lambda(\mathcal{R}, s). \\
 & \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \forall i. \neg(\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \vee \neg(\forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j)))
 \end{aligned}$$

101

A[PWQ] continued (2)

- Continuing:

$$\begin{aligned}
 & \lambda(\mathcal{R}, s). \\
 & \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \forall i. \neg(\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \vee \neg(\forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j))) \\
 = & \lambda(\mathcal{R}, s). \\
 & \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \forall i. \neg(\forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j))) \\
 & \quad \vee \\
 & \quad \neg(\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \\
 = & \lambda(\mathcal{R}, s). \\
 & \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \forall i. (\forall j. j < i \Rightarrow P(\mathcal{R}, \sigma(j)) \wedge \neg Q(\mathcal{R}, \sigma(j))) \\
 & \quad \Rightarrow \\
 & \quad P(\mathcal{R}, \sigma(i)) \vee Q(\mathcal{R}, \sigma(i))
 \end{aligned}$$

- Exercise: does this correspond to earlier description of A[PWQ]?

- this exercise illustrates the subtlety of writing CTL!

102

A[PWF] = AG P

- From last slide:

$$\begin{aligned}
 & \text{A[PWQ]} \\
 = & \lambda(\mathcal{R}, s). \\
 & \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \forall i. (\forall j. j < i \Rightarrow P(\mathcal{R}, \sigma(j)) \wedge \neg Q(\mathcal{R}, \sigma(j))) \\
 & \quad \Rightarrow \\
 & \quad P(\mathcal{R}, \sigma(i)) \vee Q(\mathcal{R}, \sigma(i))
 \end{aligned}$$

- Set Q to be F:

$$\begin{aligned}
 & \text{A[PWF]} \\
 = & \lambda(\mathcal{R}, s). \\
 & \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \forall i. (\forall j. j < i \Rightarrow P(\mathcal{R}, \sigma(j)) \wedge \neg F(\mathcal{R}, \sigma(j))) \\
 & \quad \Rightarrow \\
 & \quad P(\mathcal{R}, \sigma(i)) \vee F(\mathcal{R}, \sigma(i))
 \end{aligned}$$

- Simplify:

$$\begin{aligned}
 & \text{A[PWF]} \\
 = & \lambda(\mathcal{R}, s). \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \Rightarrow \forall i. (\forall j. j < i \Rightarrow P(\mathcal{R}, \sigma(j))) \Rightarrow P(\mathcal{R}, \sigma(i))
 \end{aligned}$$

- By induction on i:

$$\text{A[PWF]} = \lambda(\mathcal{R}, s). \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \Rightarrow \forall i. P(\mathcal{R}, \sigma(i))$$

- Exercise: describe the property specified by A[TWQ]

103