Next: Economics and Law
Up: Michaelmas Term 2002: Part
Previous: Digital Electronics
  Contents
ECAD
Lecturer: Dr G.S. Taylor
(gst22@cl.cam.ac.uk)
No. of lectures and practicals: 8 + 7
Prerequisite courses: Digital Electronics, Structured Hardware Design
This course is a prerequisite for VLSI Design (Part II).
Aims
This course aims to introduce electronic computer aided design (ECAD)
with a particular emphasis on the Verilog hardware description
language (HDL).
The material covered in the initial lectures is vital for the
mandatory ECAD+Architecture afternoon workshops.
Lectures
- Design flows, design entry, netlists.
FPGA and ASIC design flows. Schematic and text entry. Behavioural
and structural models. Netlists. Concept of synthesis.
- Verilog HDL.
Verilog language with focus on a synthesisable subset of Verilog.
- Design examples and common problems.
Asynchronous inputs, debouncing, reset, common pitfalls.
- Workshop introduction and further examples.
ECAD+Architecture workshop hardware, FPGAs, clocking, further
design examples.
- Simulation, implementation technologies.
Logic value and delay modelling. Discrete event and device
simulation. Technologies (e.g. PLA, FPGA, ASIC).
- Logic synthesis.
Metrics, logic minimisation, finite state machines, re-timing.
- Chip, board and system testing.
Production testing, fault models, testability, fault coverage,
scan path testing.
- Future directions.
Current technology, technology trends, ECAD trends, challenges.
Objectives
At the end of the course students should:
- be able to design, prototype and debug circuits using Verilog targeted
at programmable gate arrays (FPGA)
- understand circuit simulation, synthesis and testing concepts
- appreciate the FPGA and ASIC design flow
Recommended books
Smith, D.R. & Franzon, P.D. Verilog Styles for Synthesis of Digital Systems. Prentice Hall.
Thomas, D.E. & Moorby, P. (1995). The Verilog Hardware
Description Language. Kluwer Academic Publishers.
Sternheim, E., Singh, R., Madhaven, R. & Trivedi, Y. (1993).
Digital Design and Synthesis with Verilog HDL. Automata.
From the Part IA Digital Electronics course:
Katz, R.H. (1994). Contemporary Logic Design. Benjamin/Cummings.
Pointers to sources of more specialist information are included in the
lecture notes and on the associated course web page.
Next: Economics and Law
Up: Michaelmas Term 2002: Part
Previous: Digital Electronics
  Contents
Christine Northeast
Wed Sep 4 14:43:05 BST 2002