


These two sheets give the syntax of the learners' subset of Verilog.

A Verilog file consists of a set of modules.



Declarative Statement

