

Equivalent mental model

We may replace the structured parallel pipeline by a single pipeline of the same depth.




A real help when modelling both *it* and the *rest* of the processor.

NB it probably won't (99%) behave *quite* like the pipeline stage you designed: but we can predict the new behaviour.

4

Essence of the approach



- Generate *max* FSM
 - ... generate \mathcal{L} cuts and \mathcal{R} cuts
 - ... DESIGN SPACE = $\mathcal{L} \circ \mathcal{R}$
 - ... $\mathcal{L} \circ \mathcal{R}$ relate family behaviours


5

What has been done

1. 50 published designs \Rightarrow common **shape** (FSM) notation so designs can be compared and related.
2. **MAX** shape; \mathcal{L}/\mathcal{R} cutaways yield **FAMILIES** of shapes. The cuts order and relate these shapes.
3. **STRUCTURE**: \mathcal{L} and \mathcal{R} cuts are persistent. They predict pipeline behaviours, occupancy, ..., even relate to circuit properties.
4. **DESIGN SPACE**: $\mathcal{L} \circ \mathcal{R}$ tableau shows the whole design space. One 10×25 segment has been implemented by standard tools from the CCS shapes. Some new designs look good.

6


STGs/Abstract Shape/Family



1. Several STGs \rightarrow same shape
2. We can define the maximal shape ... and its derivative family
3. from cuts we can ... relate and order shapes ... even predict properties

7

Pipeline experiments $w, d=1..8$




Common outputs $\overline{rr}/\overline{la}$ and Inputs lr/ra

1. A common set of signals means we can compare and relate designs
2. We clearly require a compositional notation


8

A look inside



The **latch** is responsible for holding the captured value from bus dIN and the **latch controller** is responsible for its safety.


NB Bus¹



¹It is usual to omit the bus from the specification since the stage operates independently the data value.

9

2phase pipeline stages




$L = lr . \bar{la} . L \quad R = \bar{rr} . ra . R$
 Reading . as *and some time later:*

- lr • \bar{la}
- \Rightarrow arbitrary **internal** delay
- ra • \bar{rr}
- \bar{la} • lr
- \Rightarrow arbitrary **external** delay
- \bar{rr} • ra

1. **CCS** is an apt notation and
2. figures out all interleavings

Max 2phase stage MP



CONSTRAINTS:


Don't overwrite unread data:
 $pD < lr < ?get\ slot < capt$

Don't pass on stale data:
 $?fresh\ data < \bar{rr} < ra < pass$

$$\begin{aligned}
 L &= lr . get_{\blacksquare} . capt . put_{\blacksquare} . \bar{la} . L \\
 R &= get_{\blacksquare} . \bar{rr} . ra . pass . put_{\blacksquare} . R \\
 MP &= (L | \blacksquare | \blacksquare | R) \\
 &\quad \setminus \{ get_{\blacksquare}, put_{\blacksquare}, get_{\blacksquare}, put_{\blacksquare} \}
 \end{aligned}$$

Minimised *MP* and its *SHAPE*


Minimised FSM for *MP*— trace free



SHAPE: a clutterfree version



Max 4phase stage




$L = lr\uparrow \cdot \text{get}\blacksquare \cdot \text{capt}\blacksquare \cdot \text{put}\blacksquare \cdot \overline{la}\uparrow \cdot lr\downarrow \cdot \overline{la}\downarrow \cdot L$
 $R = \text{get}\blacksquare \cdot \overline{rr}\uparrow \cdot ra\uparrow \cdot \text{pass}\blacksquare \cdot \text{put}\blacksquare \cdot \overline{rr}\downarrow \cdot \overline{ra}\downarrow \cdot R$
 $LC_{max} = (L \mid \blacksquare \mid \blacksquare \mid R) \setminus \{ \text{get}\blacksquare, \text{put}\blacksquare, \text{get}\blacksquare, \text{put}\blacksquare \}$

4phase protocol obeys:



1. ALWAYS POSSIBLE ONLY $lr\uparrow$
2. $lr\uparrow \prec \overline{la}\uparrow \prec lr\downarrow \prec \overline{la}\downarrow \dots$ L
3. $\overline{rr}\uparrow \prec ra\uparrow \prec \overline{rr}\downarrow \prec \overline{ra}\downarrow \dots$ R
4. $\blacksquare \text{pass}_{k-1} \prec \text{capt}_k$ $k > 1$
 $\blacksquare \text{capt}_k \prec \text{pass}_k$

13



14

STG: Furber and Day, sect 6




15

STG vs Shape abstraction

Design	Hiding	Depth d					
		1	2	3	4	5	6
MP	yes	8	12	16	20	24	28
FD4	<i>lt</i>	16	44	116	304	796	2084
	yes	12	20	28	36	44	52
FD5	<i>lt, a</i>	28	112	448	1792	7168	28672
	yes	18	32	48	64	80	96
FD6	<i>lt, a, b</i>	62	450	3290	*24053	*175858	*1285718
	yes	26	44	60	76	92	108
FD7	<i>lt, a, b</i>	42	260	1604	9886	*60930	*375536
	yes	22	40	56	72	88	104
MAX	yes	32	48	64	80	96	112

16


Cutaways from MAX



1. \mathcal{L} has 35 members; \mathcal{R} has 140: a design space of 4900 shapes
2. When \mathcal{L} and \mathcal{R} overlap/abut, the 4phase protocol no longer holds (deadlock)
3. We generate related families via structured subsets.

17

Lattice of \mathcal{R} cuts ABcut \times CDcuts



Symmetric (complementary).
Pleasingly coherent and complete.

18

Families of designs

Can we tie up \mathcal{L}/\mathcal{R} choices with various design styles?

UNTIMED DI/SI (250)

1. inputs must be accepted
2. outputs may be delayed

Labcd, Rabcd tie up is simple


DI: $a=b, c=d$, all even 27

SI: $a=b, c=d$ 223

TIMED BM, RT (≈ 2000)

Designers are now using their insights and timing skills to cut states. Ken is world whiz on BM and RT. We can handle these protocols, but are still working on the engineering/math match up.

DI/SI Pipeline Categories



ASIDE About 2000 timed circuits are equally well behaved. The rest are toxic: stuttering, irregular, even in parallel.

DI/SI Protocol categories

0000P	0000P	0000P	0000P	0000P	0000P	L o R
						R0000 R0020 R0040
						R0022 R0042 R2022 R2042
						R0044 R2044 R4044
						R2222 R2242 R2262
						R2244 R2264 R4244 R4264
						R2266 R4266
						R4444 R4464 R4484
						R4466 R4486
						R4488
						23 76 60 91 / 250

NB shape preservation; capacity; pools

Published DI/SI circuit shapes

L0000 L0011 L1111	L0022 L1122 L0033 L1133	L2222 L2233 L3333	L ◦ R
■ ■ ■ ■	■		R0000 R0020 R0040
	■ ■ ■	■	R0022 R0042 R2022 R2042
■ ■ ■ ■	■ ■	■	R0044 R2044 R4044
	■		R2222 R2242 R2262
■ ■ ■ ■	■ ■		R2244 R4244 R2264 R4264
			R2266 R4266
	■		R4444 R4464 R4484
	■		R4466 R4486
			R4488

22

Benefits of the model

1. **COMPOSITION**; modal_μ
2. **PROPERTY CHECK** shapes for 2/4phase and the persistence of cut properties (use of traces)
3. **CUTAWAY STATES** to generate families
4. **HIDE TRACES**: compose into single and parallel pipelines
5. **CAPACITY** patterns: retain only *capt/pass*
6. **SHAPE OPTIONS**: Use CCS equivalence to turn the readable spec into one more suited to the implementation
(L | INNARDS | R)
Systematically reveals all (9?) options per shape, each with the same pipelined behaviour.

23

Summary

1. The cooperation has been between a circuit wizard (Ken) and someone who isn't (me). Our results would not have happened without the both of us.
2. The mathematics has yielded: shape abstractions, relating designs via cut lattices, complete design spaces, prediction of behaviours, and more?
3. Ken has implemented all the live DI++SI shapes via CCS: hot from the press, results coming soon.
4. Match between cuts and timed electrical properties
5. Applications to mixed pipelines and other hardware
6. ?Real proofs of various properties: persistence of cut properties, homogeneous parallel pipes are always independent of $w...$ (333,333,331 Thm)

24