Flowing Relaxes POP - Proof

(supplementary material for Modelling the ARMv8 Architecture, Operationally: Concurrency and ISA)

1 Notation

For a set $A$, let $T(A)$, the hierarchical partitioning of $A$, denote a tree whose nodes are labeled with subsets of $A$ subject to:

- there are exactly $|A|$ many leaves and each leaf has a unique label from $A$,
- the label of a parent node is the (disjoint) union of the labels of its children nodes.

Note that with those constraints the label of the root node has to be $A$. We will consider a hierarchical partitioning of the set of thread identifiers of a given Flowing (or POP) system, and denote it as $T$. Each node in $T$ is called a segment, ranged over by $S, S', S_1, \ldots$. We write $S \geq S'$ whenever $S$ is an ancestor of $S'$ and $S > S'$ whenever $S$ is a proper ancestor of $S'$. Let $S \oplus S'$ denote the minimal common ancestor of $S$ and $S'$; i.e. the segment contained in every segment which contains $S \cup S'$.

In Table 1, we list the symbols used to denote frequently occurring components about Flowing and POP systems.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$F$</td>
<td>System states of Flowing, ranged over by $f, f_i, f', \ldots$</td>
</tr>
<tr>
<td>$P$</td>
<td>System states of PoP, ranged over by $p, p_i, p', \ldots$</td>
</tr>
<tr>
<td>$Q$</td>
<td>Generic system states (Flowing or PoP), ranged over by $q, q_i, q', \ldots$</td>
</tr>
<tr>
<td>$ss(q)$</td>
<td>The storage subsystem state of the system state $q$</td>
</tr>
<tr>
<td>$ts(q)$</td>
<td>The thread subsystem state of the system state $q$</td>
</tr>
</tbody>
</table>

Table 1: Some notation for the main components of Flowing and POP systems.

2 The Simulation Relation, $\sigma$

That POP relaxes Flowing will be established by constructing a simulation relation $\sigma \subseteq F \times P$. The proof will be by induction on the length of a Flowing trace, $r_F$. The inductive step is to prove that if $f$ is any Flowing state reached by a Flowing trace $r_F$ of length $k$, there is a POP state $p$ such that $(f, p) \in \sigma$ and there is some Flowing transition $f \xrightarrow{\mu(t)} f'$, then there is a POP state $p'$ such that $p \xrightarrow{\mu(t)} p^* \xrightarrow{} p'$ and $(f', p') \in \sigma$. 

1
2.1 Flowing state components

Let \( f \in F \) be a Flowing system state. The relevant components of the state, along with the notation we are going to use in the rest of this document given in square brackets, are the following:

- **thread_ids** \([f.Tid]\) – set of thread identifiers comprising the system.
- **topology** \([f.Topo]\) – a hierarchical partitioning of \( f.Tid \), representing the segment interconnections.
- **thread_to_segment** \([f.TofS]\) – maps each thread \( t \) to the leaf segment that (exclusively) contains \( t \).
- **buffers** \([f.Buf]\) – maps each segment \( S \) to the sequence of requests contained in \( S \).
- **reordered** \([f.Reord]\) – set of pairs of requests which have already been reordered.
- **memory** \([f.Mem]\) – set of write requests, at most one per location, representing the most recent write to reach the memory.

Additionally, we introduce the following auxiliary components:

- **[f.Evt\text{act}]** – set of requests that are currently in the storage subsystem.
- **[f.Evt]** – set of requests that are either in \( f.Evt\text{act} \) or have completed execution\(^1\).
- **[f.Seg]** – maps each request in \( f.Evt\text{act} \) to some segment in \( f.Topo \).
- **[S_{\text{mem}}]** – segment containing all requests that have flown into memory (with the requirement that \( S_{\text{mem}} \) not a segment in \( f.Topo \)). We assume that for any \( f \), \( f.Tid \subseteq S_{\text{mem}} \) and that \( f.Buf \) is extended to include \( S_{\text{mem}} \).

We also define a partial order \( \succ_f \) over requests in \( f.Evt \) such that for any two requests \( e, e' \in f.Evt \) \( e \succ_f e' \) holds if one of the following condition holds:

- \( f.Seg(e) > f.Seg(e') \),
- \( f.Seg(e) = S_{\text{mem}} \) and \( f.Seg(e') \neq S_{\text{mem}} \),
- there is some segment \( S \in f.Topo \cup \{S_{\text{mem}}\} \) such that \( S = f.Seg(e) = f.Seg(e') \) and \( f.Buf(S) \) is of the form \( E_1 \cdot e' \cdot E_2 \cdot e \cdot E_3 \) for some sequences of requests \( E_i \) over \( f.Evt \).

Finally, for any read/write request \( e \) we use \( \text{Addr}(e) \) to denote the address \( e \) accesses.

2.2 POP storage subsystem states

Let \( p \in P \) be a POP system state. The relevant components of the state, along with the notation we are going to use in the rest of this document given in square brackets, are the following:

- **thread_ids** \([p.Tid]\) – set of thread identifiers comprising the system.
- **requests_seen** \([p.Evt]\) – set of requests accepted by the storage subsystem.

\(^1\)This means that in case \( e \) is a read request it has been satisfied; otherwise, it has flown into memory.
• **order_constraints** \([p.Ord]\) – partial order over \(\text{requests\_seen}\) (may include orderings between requests to different locations).

• **requests\_propagated\_to** \([p.Prop]\) – maps each thread identifier \(t\) to the set of requests (subset of the current value of \(\text{requests\_seen}\)) that have already been propagated to \(t\).

A POP state \(p\) is called \(T\)-conforming if for all \(e \in p.Evt\), the set \(\{t \mid e \in p.Prop(t)\}\) is a segment in \(T\). In such a case, the set \(\{t \mid e \in p.Prop(t)\}\) is called the *segment* of \(e\), written \(p.Seg(e)\). Additionally, we introduce the auxiliary component \(p.Mem\) which is the dual of \(f.Mem\) of a Flowing state.

### 2.3 Simulation invariant, \(I_{\sigma}\)

Let \(f\) and \(p\) be system states of the Flowing and the PoP systems, respectively. Let \(s_f\) and \(s_p\) be shorthand for \(ss(f)\) and \(ss(p)\), respectively. Then the simulation invariant \(I_{\sigma}(f,p)\) is defined as the conjunction of the following invariants:

\[
I_{ts}(f,p): ts(f) = ts(p)
\]
\[
I_{tid}(f,p): f.Tid = p.Tid
\]
\[
\]
\[
I_{ord}(f,p): \text{for any two requests} \ e, e' \in p.Evt, \ (e, e') \in p.Ord \implies e \succ_f e'
\]
\[
I_{seg}(f,p): p \text{ is } f.\text{Topo}\text{-conforming and } p.Seg(e) = S \text{ iff } f.Buf(S) \text{ contains } e.
\]

We define the simulation relation \(\sigma\) by the following equivalence:

\[
\forall f, p. \sigma(f,p) \iff I_{\sigma}(f,p)
\]

### 3 The Transitions

In this section, the transitions of the Flowing and PoP storage subsystems will be listed and a correspondence between them, i.e. \(\mu : Tr_F \mapsto Tr_P^\star\), will be given.

#### 3.1 The Flowing Storage Subsystem Transitions, \(Tr_F\)

\(\langle \rightarrow e \rangle_F\) Moves request \(e\) into the storage subsystem (actually a side-effect of a thread subsystem transition).

\(\langle e \rightarrow \rangle_F\) Pulls \(e\) from the head of some segment and pushes onto the tail of the next segment.

\(\langle e \leftrightarrow e' \rangle_F\) Swaps the positions of two requests \(e\) and \(e'\) both located in the same segment.

\(\langle r \sim w \rangle_F\) Matches the read request \(r\) with the write request \(w\), consecutively located in some segment.

\(\langle r \rightsquigarrow \rangle_F\) Matches the read request \(r\) with the contents of the memory, when \(r\) is at the head of the root segment.
\( \langle w \rightarrow \rangle_F \) Moves the write request \( w \) at the head of the root segment to the memory.

\( \langle b \rightarrow \rangle_F \) Removes the barrier request \( b \) from the head of the root segment.

\( \langle \rightarrow w_x \sim w \rangle_F \) Moves the write exclusive request \( w_x \) which is paired with the write request \( w \) located in some segment into the storage subsystem.

\( \langle \rightarrow w_x \sim \rangle_F \) Moves the write exclusive request \( w_x \) which is paired with the memory (i.e. the write request which has most recently updated the contents in the memory) into the storage subsystem.

### 3.2 The POP Storage Subsystem Transitions, \( \text{Tr}_P \)

\( \langle \rightarrow e \rangle_P \) Moves an request \( e \) into the storage subsystem; similar to \( \langle \rightarrow e \rangle_F \).

\( \langle e_1 \text{ coh } e_2 \rangle_P \) Modifies the extended coherence relation by ordering two hitherto unordered requests \( e_1 \) and \( e_2 \).

\( \langle e \hookrightarrow t \rangle_P \) Propagates request \( e \) to thread \( t \).

\( \langle t : r \sim w \rangle_P \) Sends thread \( t \) the value observed by read request \( r \) which is matched with the write request \( w \).

\( \langle \rightarrow w_x \sim w \rangle_P \) Similar to the dual Flowing transition.

### 3.3 The transition mapping, \( \mu \)

Here we list each transition of the Flowing storage subsystem and the corresponding sequence of transitions that are to be done by the POP storage subsystem.

<table>
<thead>
<tr>
<th>( t )</th>
<th>( \mu(t) )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \langle \rightarrow e \rangle_F )</td>
<td>( \langle \rightarrow e \rangle_P )</td>
</tr>
<tr>
<td>( \langle e \rightarrow \rangle_F )</td>
<td>( \langle e \hookrightarrow t_1 \rangle_P \cdot \langle e \hookrightarrow t_2 \rangle_P \ldots \langle e \hookrightarrow t_k \rangle_P ), where ( S' \setminus S = {t_i} )</td>
</tr>
<tr>
<td>( \langle e \leftrightarrow e' \rangle_F )</td>
<td>( \varepsilon )</td>
</tr>
<tr>
<td>( \langle r \sim w \rangle_F )</td>
<td>( \langle t : r \sim w \rangle_P ), where ( t ) is the thread which has issued ( r )</td>
</tr>
<tr>
<td>( \langle r \rightarrow \rangle_F )</td>
<td>( \langle t : r \sim \hat{w} \rangle_P ), where ( t ) is the thread which has issued ( r ), ( \hat{w} ) is the most recent complete write to ( \text{Addr}(r) )</td>
</tr>
<tr>
<td>( \langle w \rightarrow \rangle_F )</td>
<td>( \varepsilon )</td>
</tr>
<tr>
<td>( \langle b \rightarrow \rangle_F )</td>
<td>( \varepsilon )</td>
</tr>
<tr>
<td>( \langle \rightarrow w_x \sim w \rangle_F )</td>
<td>( \langle \rightarrow w_x \sim w \rangle_P )</td>
</tr>
<tr>
<td>( \langle \rightarrow w_x \sim \rangle )</td>
<td>( \langle \rightarrow w_x \sim \hat{w} \rangle_P ), where ( \hat{w} ) is the most recent complete write to ( \text{Addr}(r) )</td>
</tr>
</tbody>
</table>
4 Proof of Simulation

In this section, we prove by induction that the simulation invariant \( I_\sigma \) is preserved. Formally, we show that for any Flowing state \( f \) and transition \( t \) enabled at \( f \), the transition sequence \( \mu(t) \) from \( p = \sigma(f) \) is enabled and for the respective end states \( f' \) and \( p' \), we have \( \sigma(f') = p' \).

We omit the transitions of the thread subsystem which is identical for Flowing and POP systems. The only action of the transition system that implicitly involves the storage subsystem state is the \( e \). The transition with action \( p \), respectively, there is no transition that can invalidate \( I_\sigma(f, p) \) and \( I_\sigma(f', p') \). Similarly, it is straightforward to show that \( I_{seq}(f', p') \) holds. Finally, the removal of \( e \) from \( p \) means that \( p', Ord = [(p.Ord \setminus \{e\}) \cap Dep]^* \). We show in the next section (Lemma 1) that \( p.Ord \) is always the transitive closure of a subset of \( Dep \). This observation and the fact that \( p.Ord \) and \( >_f \) do not conflict by \( I_{ord}(f, p) \) are enough to conclude that \( I_{ord}(f', p') \) also holds.

In what follows, we use \( Dep \) as a binary relation over requests capturing the reorder condition used in the preconditions of storage subsystem transitions (see Sec.6.4 of the main submission). That is, for any two requests \( e, e', (e, e') \in Dep \) if and only if the reorder condition is not satisfied by \( e \) and \( e' \).

4.1 Auxiliary Claims

We begin by stating several side results which will then be used in the simulation proof.

**Lemma 1** (\( Ord \subseteq Dep^* \)). For all requests \( e, e' \) and POP states \( p \), if \( (e, e') \in p.Ord \), then there exist \( e_1, \ldots, e_n \) such that \( e_1 = e, e_n = e' \) and for all \( i \in [1, n] \) we have \( (e_i, e_{i+1}) \).

**Proof.** Proof is done by induction on the length of trace. Base case is vacuously true since at an initial state \( p_0, p_0.Ord = \emptyset \). Now assume that the claim holds for all traces of length up to \( k \). Consider a trace \( p_0 \xrightarrow{a_k} p_1 \ldots \) of length \( k + 1 \) and let \( p_k \xrightarrow{a_{k+1}} \) \( p_{k+1} \) be its last \((k + 1)\) transition. There are three cases to consider based on the transition with action \( a_{k+1} \):

- \( a_{k+1} \) is an accept request type, of request \( \hat{e} \) by thread \( \hat{t} \), into the storage subsystem. By definition of the transition, \( p_k.Ord \subseteq p_{k+1}.Ord \), and \( p_{k+1}.Ord \) is derived from \( p_k.Ord \) by first adding all pairs \((e, \hat{e})\) such that \( e \) has propagated to \( t \) and \((e, \hat{e}) \in Dep \), and then taking the transitive closure. This implies that any pair \((e_1, e_2)\) that is in \( p_{k+1}.Ord \setminus p_k.Ord \) we have \( \hat{e} \neq e_1 \) and \( \hat{e} = e_2 \). Assume \((e, e')\) is in \( p_{k+1}.Ord \). If \((e, e')\) is also in \( p_k.Ord \), then by the induction hypothesis there exist \( e_1, \ldots, e_n \) satisfying the claim. If \((e, e')\) is not in \( p_k.Ord \), then by the above observation we have \( e' = \hat{e} \). By construction, we must have either \((e, \hat{e}) \in Dep \) or some \( e' \) such that \((e, e') \in p_k.Ord \) and \((e', \hat{e}) \in Dep \). By the induction hypothesis, there must exist some \( e_1, \ldots, e_m \) such that \( e = e_1, e' = e_m \) and \((e_i, e_{i+1}) \in Dep \) for all \( i \in [1, m] \).

This immediately implies that \( e_1, \ldots, e_m, \hat{e} \) is the desired sequence of \((e, \hat{e})\).

\[2\] As a matter of fact, we will in the rest of the simulation proof ignore the preservation of \( I_{tid}(f, p) \) which as argued above is trivial.
of transition, \( p_k.Ord \subseteq p_{k+1}.Ord \), and \( p_{k+1}.Ord \) is derived from \( p_k.Ord \) by first adding all pairs \((\hat{e}, e)\) such that \( e \) has propagated to \( t' \) but not to \( \hat{t} \) and \((\hat{e}, e) \in Dep\), and then taking the transitive closure. Assume \((e, e')\) is in \( p_{k+1}.Ord\). If \((e, e')\) is also in \( p_k.Ord\), then by the induction hypothesis there exist \(e_1, \ldots, e_n\) satisfying the claim. If \((e, e')\) is not in \( p_k.Ord\), then there exists a request \(e''\) such that \((e, e'')\in p_k.Ord\), \((\hat{e}, e'')\in Dep\) and \((e'', e')\in p_k.Ord\). By the induction hypothesis, we have the sequences \(e_1, \ldots, e_n\) and \(e'_1, \ldots, e'_m\) for \((e, \hat{e})\) and \((e'', e')\), respectively. Then, the sequence \(e_1, e_2, e_3, \ldots, e_n, e'_1, \ldots, e'_m\) is the desired sequence for \((e, e')\).

\[ \Box \]

**Lemma 2** (Ord and propagate). Let \( p_0 \xrightarrow{a_1} p_1 \xrightarrow{a_2} \cdots \xrightarrow{a_n} p_n \) be a POP trace and \( e_1, e_2 \) be two requests such that for some \( 1 \leq j \leq n \) we have \((e_1, e_2) \in p_j.Ord\). Let \( t \in p_j.Tid \) be a thread to which neither request has propagated; i.e. \( \{e_1, e_2\} \cap p_j.Prop(t) = \emptyset \). If for all \( i \in [j, n] \) we have \((e_1, e_2) \in p_i.Ord \) and \( e_1 \notin p_n.Prop(t) \), then \( e_2 \notin p_n.Prop(t) \).

**Proof.** Follows directly from the definition of the propagate transition \( \langle e \rightarrow t \rangle p \). \[ \Box \]

**Lemma 3** (Dep and Flow). Let \( f_0 \xrightarrow{a_1} f_1 \xrightarrow{a_2} \cdots \xrightarrow{a_n} f_n \) be a Flowing trace and \( e_1, e_2 \) be two requests such that \((e_1, e_2) \in Dep\). If for some \( j \in [1, n] \) we have \( e_1 \triangleright f_i e_2 \) and \( e_1 \) is in \( f_i.Evt \) (so \( e_1 \) is neither restarted nor removed), then for all \( i \leq j \leq n \), \( e_2 \in f_i.Evt \) implies that \( e_1 \triangleright f_i e_2 \).

**Proof.** Follows directly from the fact that reordering of \( e_1 \) with \( e_2 \) is not possible when \( e_1 \) is in front of \( e_2 \) due to \((e_1, e_2) \in Dep \). \[ \Box \]

**Lemma 4** (Conflict and Ord). Let \( p_0 \xrightarrow{a_1} p_1 \xrightarrow{a_2} \cdots \xrightarrow{a_n} p_n \) be a POP trace. Let \( e, e' \in p_n.Evt \) be two fully conflicting requests; i.e. both \((e, e')\) and \((e', e)\) are in \( Dep \). If \( \{e, e'\} \subseteq p_n.Prop(t) \) holds for some thread \( t \), then either \((e, e') \in p_n.Ord \) holds or \((e', e) \in p_n.Ord \) holds.

**Proof.** Consider the maximal suffix in which the condition \( \{e, e'\} \subseteq p_n.Prop(t) \) holds for at least one thread \( t \). Let \( p_j \) be the state which begins this suffix. Without loss of generality assume that \( e \) was already propagated to \( t \) prior to \( p_j \) and \( e' \) is propagated to \( t \) by the transition \( a_j \). There are two cases to consider. One case is when \( a_j \) is an accept request transition. In this case, by the definition of the accept request transition, \( Ord \) will be updated to include the pair \((e, e')\). The other case is when \( a_j \) is a propagate request transition. In this case, again by the definition of the transition, \( Ord \) will be updated to include the pair \((e', e)\). In either case, the pair remains in \( Ord \), that is \( p_j.Ord \) includes the pair for all \( i \geq j \) unless either \( e \) or \( e' \) is removed which we assumed does not happen in the suffix. \[ \Box \]

**Corollary 1.** If \( e \) and \( e' \) are fully conflicting and either one is fully propagated (for all \( t, e \in p.Prop(t) \)), then either \((e, e') \in p.Ord \) or \((e', e) \in p.Ord \).

**Proof.** Follows immediately from Lemma 4. \[ \Box \]
Lemma 5 (Thread Partitions). Let \( p \) be a \( T \)-conforming POP state. Let \( e, e' \) be two requests in \( p.Evt \).

- If there exists some thread \( t \) such that \( e, e' \in p.Prop(t) \), then either \( p.Seg(e) \geq p.Seg(e') \) or \( p.Seg(e') \geq p.Seg(e) \).
- If there does not exist a thread \( t \) such that \( e, e' \in p.Prop(t) \), then \( p.Seg(e) \) and \( p.Seg(e') \) are proper descendants of \( p.Seg(e) \oplus p.Seg(e') \).

Proof. Both results follow immediately from the definition of hierarchical partitioning. \( \square \)

4.2 Base Case – Initial System States

A Flowing state \( f_0 \) is initial implies that \( f_0.Buf(S) = \emptyset \) for all \( S \in f_0.Topo \); \( f_0.Record = \emptyset \); \( f_0.Mem[l] = w_l \) for all addresses \( l \) where \( w_l \) is a hypothetical write request representing the initial value at address \( l \). Furthermore, we set the auxiliary components such that \( f_0.Evt^{act} = \emptyset \), \( f_0.Evt = f_0.Buf(S_{mem}) = W \) where \( W \) is a sequence of all \( w_l \).

The POP initial state \( p_0 \) corresponding to \( f_0 \) is constructed by setting \( ts(p_0) = ts(f_0) \), \( p_0.Tid = f_0.Tid \), \( p_0.Evt = f_0.Evt \), \( p_0.Ord = \emptyset \), \( p_0.Prop(t) = \{ w \in W \} \) for all \( t \in p_0.Tid \), \( p_0.Mem = f_0.Mem \). This implies that \( I_o(f_0, p_0) \) as required.

4.3 Inductive Step – Transitions

Let \( f \) be a state of the Flowing system and let \( p \) be the state of the POP system such that \( (f, p) \in \sigma \) holds. We show that if \( f \xrightarrow{a} f' \) holds, then there exists \( p' \) such that \( p \xrightarrow{\mu(a) \circ p} p' \) and \( (f', p') \in \sigma \) hold.

In the following, for each transition we specify the precondition for the transition (\( f \) and \( p \) have to satisfy their corresponding preconditions for the transition to take place) and the next state by stating only those components of the state that change. We use a predicate \( Block \) to abstract the conditions which capture the blocking condition regarding the avoidance of deadlock’s in the presence of exclusive writes. The intended meaning of \( Block(e, w_x, w) \) is assumed to evaluate to true exactly when the exclusive write \( w_x \) is coupled with \( w \) and introducing \( e \) between these two requests (by flowing into a parent segment in Flowing or propagating to a thread in POP) can cause an eventual deadlock. We require \( Block(e, w_x, w) \) evaluates to true only when \( e \) fully conflict with both \( w_x \) and \( w \) i.e. any pair that has \( e \) and one of \( w_x \) or \( w \) is in \( Dep \). We choose this more abstract depiction for write exclusive related transitions in order to show that as long as both Flowing and POP use the same predicate, the simulation relation will hold (much like the \( Dep \) relation abstracting the reordering conditions).

\( \diamond \ a = \langle \cdot \rightarrow e \rangle \)

**Flowing Precondition:**

- Assuming \( e \) is issued by thread \( t \), then \( e \) is not in the (leaf) segment \( f.TofS(t) \) and \( t \) is in \( f.Tid \).

**Flowing Postcondition:**

- \( f'.TofS(t) \) is set to \( e \cdot (f.TofS(t)) \).
• $f'.Evt^{act}$ is set to $f.Evt^{act} \cup \{e\}$.

• $f'.Evt$ is set to $f.Evt \cup \{e\}$.

• $f'.Seg(e)$ is set to $f.TofS(t)$.

$\diamond \mu(a) = \langle \rightarrow e \rangle_p$

**POP Precondition:**

• $e$ is not in $p.Evt$ and $t$ is in $p.Tid$.
  This follows from $I_{evt}(f, p)$ and $I_{tid}(f, p)$.

**POP Postcondition:**

• $p'.Evt$ is set to $p.Evt \cup \{e\}$.
  This establishes $I_{evt}(f', p')$.

• $p'.Prop(t)$ is set to $p.Prop(t) \cup \{e\}$.
  This establishes $I_{seg}(f', p')$.

• $p'.Ord$ is set to $p.Ord(t) \cup \{(e', e) \mid e' \in E\}$ where $E$ is a subset of requests that have been propagated to $t$, i.e. $E \subseteq p.Prop(t)$ such that $(e, e') \in Dep$.
  This establishes $I_{ord}(f', p')$.

$\diamond t = \langle e \rightarrow \rangle_x$

**Flowing Precondition:**

• $e$ is at the bottom of a segment $S$ ($f.Buf(S)$ is of the form $E \cdot e$).

• $S'$ is the parent segment of $S$ in $f.Topo$.

• $Block(e, w_x, w)$ evaluates to false for any exclusive couple $w_x$ and $w$ such that if $S_x = f.Seg(w_x)$ and $S_w = f.Seg(w)$ where $S_x \neq S'$ is not a descendant of $S$ and $S_x \oplus S = S'$, and $S_w > S$ ($S_w$ is a strict ancestor of $S$).

**Flowing Postcondition:**

• $f'.Buf(S) = E$

• $f'.Buf(S') = e \cdot [f.Buf((S'))]$  

• $f'.Reord$ is set to $f.Reord \setminus \{(e_1, e_2) \mid e_1 = e \lor e_2 = e\}$

• $f'.Seg(e)$ is set to $S'$.

$\diamond \mu(a) = \langle e \leadsto t_1 \rangle_p \cdot \langle e \leadsto t_2 \rangle_p \ldots \langle e \leadsto t_k \rangle_p$, where $S' \setminus S = \{t_i\}$

**POP Precondition:**
• $e \in p.Evt$.
  By $I_{ev}(f, p)$, $e \notin f.Evt$ implies $e \in p.Evt$.

• $e \notin p.Prop(t_i)$ for all $t_i \in S' \setminus S$.
  By $I_{seg}(f, p)$, p is a $T$-conforming state and $p.Seg(e) = f.Seg(e)$. This implies that for any thread $t'$ if $t' \notin S$ then $e \notin p.Prop(t')$.

• for any $e'$ such that $(e', e) \in p.Ord$ and $e' \in p.Prop(t_i)$ for all $t_i \in S' \setminus S$.
  By Lemma 1, there exists a sequence $e_1, \ldots, e_n$ of requests in p.Evt such that $e_1 = e'$, $e_n = e$ and for all $j \in [1, n]$ we have $(e_j, e_{j+1}) \in Dep$. By Lemma 3, each $e_j$ except for $e_n = e$ must be in some ancestor of $S'$; i.e. $p.Seg(e_j) \geq S'$. By the induction hypothesis, this implies that all $e_i$ excluding $e_n = e$ (but including $e_1 = e'$) must satisfy $p.Seg(e_i) \geq S'$. But this implies that for all $t' \in S' \setminus S$, we have $e_i \in p.Prop(t')$ (except for $e_n = e$) as required.

• For any exclusive write $w_x$ such that $w_x \in p.Prop(t') \setminus p.Prop(t)$ and its coupled write $w$ satisfies $(w, e) \in p.Ord$, $Block(e, w_x, w)$ evaluates to false.
  By the requirement of $Block$ (see its definition above), if $w$ and $e$ do not conflict, then $Block(e, w_x, w)$ cannot be true. Assume that they do. By the assumption that $(w, e) \in p.Ord$ and by $I_{ord}(f, p)$, we must have $w \succ e$. But under these conditions, $Block(e, w_x, w)$ must also be checked for the Flowing transition; so it cannot be true.

POP Postcondition:

• $p'.Prop(t_i)$ is set to $p.Prop(t_i) \cup \{e\}$.
  This establishes $I_{seg}(f', p')$.

• $p'.Ord$ is the transitive closure of the minimal set that includes $p.Ord$ and all pairs $(e, e')$ such that $p.Seg(e') \leq S' \setminus S$ holds and $(e, e') \in Dep$.
  This establishes $I_{ord}(f', p')$.

• $p'.Evt$ is unchanged (equal to $p.Evt$).
  This establishes $I_{ev}(f', p')$.

$\Diamond a = \langle e \leftrightarrow e' \rangle_{\mathcal{F}}$

Flowing Precondition:

• there is some segment $S$ such that $S = f.Seg(e) = f.Seg(e')$, $(e, e') \notin f.Reord$, $f.Buf(S)$ is of the form $E_1 \cdot e \cdot e' \cdot E_2$.

• $(e', e) \notin Dep$.

Flowing Postcondition:

• $f'.Reord$ is set to $f.Reord \cup \{(e, e')\}$.

• $f'.Buf(S)$ is set to $E_1 \cdot e' \cdot e \cdot E_2$.

$\Diamond \varepsilon$, i.e. no transition

POP Precondition:
• True

PO Postcondition:

• \( p' = p \).

Observe that only \( I_{ord}(f', p') \) is affected by the corresponding Flowing transition. By Lemma 1 and Lemma 3 and the fact that \( e \) and \( e' \) are adjacent in \( S \), the only possibility of having \((e', e) \in p.Ord\) is if \((e, e') \in Dep\) which is not true by the Flowing precondition. This implies that \( e \) and \( e' \) are not ordered in \( p'.Ord \) which establishes \( I_{ord}(f', p') \).

\( a = \langle r \sim w \rangle_f \)

Flowing Precondition:

• There exists some \( S \) such that \( f.Seg(r) = f.Seg(w) = S \).

• \( r \) and \( w \) are consecutive in \( S \); i.e. \( f.Buf(S) = E_1 \cdot r \cdot w \cdot E_2 \) for some request sequences \( E_1, E_2 \).

• \( r \) and \( w \) are to the same address; i.e. \( Addr(r) = Addr(w) \).

Flowing Postcondition:

• Send a read response \((w.val)\) to thread \( t \) which issued \( r \).

• Remove \( r \); i.e. \( f'.Evt \) is set to \( f.Evt \setminus \{ r \} \).

• Set \( f'.Evt_{act} \) to \( f.Evt_{act} \setminus \{ r \} \).

\( \mu(a) = \langle t : r \sim w \rangle_P \)

PO Precondition:

• \( r \) and \( w \) have been propagated to the same threads; i.e. for all \( t', r \in p.Prop(t') \) iff \( w \in p.Prop(t') \).

• By \( I_{seg}(f, p) \), for any request \( e \) and thread \( t \), \( t \in f.Seg(e) \) implies \( e \in p.Prop(t) \). The condition is implied by the fact that \( f.Seg(r) = f.Seg(w) \).

• \( r \) and \( w \) are to the same address.

Implied by the Flowing precondition.

• \((w, r) \in q_p.Ord\).

According to the definition of \( Dep \), \( r \) and \( w \) are fully conflicting; i.e. both \((r, w) \in Dep \) and \((w, r) \in Dep \) hold. By Lemma 4, we must either have \((r, w) \in p.Ord \) or \((w, r) \in p.Ord \). By \( I_{ord}(f, p) \), for any two requests \( e, e' \in p.Evt \) we have \((e, e') \in p.Ord \) implying \( e \succ_i e' \). Since \( w \succ_r r \) holds, we must have \((w, r) \in p.Ord \).

• if there is a request \( e \) ordered after \( w \) and before \( r \), then \( e \) must be a fully propagated access to a different address; i.e. if there is \( e \in p.Evt \) such that \((w, e) \in p.Ord \) and \((e, r) \in p.Ord \), then \( p.Seg(e) = S_{root} \) and \( Addr(e) \neq Addr(r) \).

By \( I_{ord}(f, p) \), \((w, e) \in p.Ord \) and \((e, r) \in p.Ord \) imply together that \( w \) and \( r \) cannot be adjacent in \( f.Seg(r) \), contradicting the Flowing precondition.
**POP Postcondition:**

- Send a read response \( (w.val) \) to thread \( t \) which issued \( r \).
  
  This establishes \( I_{\text{ess}}(f', p') \).

- Remove \( r \) from \( p.Evt \).
  
  This establishes \( I_{\text{evt}}(f', p') \land I_{\text{seg}}(f', p') \).

- Set \( p'.Ord \) to the transitive closure of \( (p.Ord \setminus \{(e_1, e_2 \mid e_1 = r \lor e_2 = r\}) \cap \text{Dep} \).
  
  This establishes \( I_{\text{ord}}(f', p') \).

\[
\diamond a = \langle r \rightarrow \rangle x
\]

**Flowing Precondition:**

- \( r \) is at the bottom of \( S_{\text{root}} \); i.e. \( q_t.Buf(S_{\text{root}}) = E \cdot r \).

**Flowing Postcondition:**

- Send a read response \( (f.Mem[Addr(r)].val) \) to thread \( t \) which issued \( r \).

- Remove \( r \) from storage subsystem; i.e. \( f'.Evt \) is set to \( f.Evt \setminus \{r\} \).

- Set \( f'.Evt^{\text{ext}} \) to \( f \setminus \{r\} \).

\[
\diamond \mu(a) = \langle t : r \rightsquigarrow \hat{w} \rangle p, \text{ where } \hat{w} = p.Mem[Addr(r)]
\]

**POP Precondition:**

- \( r \) and \( w \) have been propagated to the same threads; i.e. for all \( t', r \in p.Prop(t') \) iff \( w \in p.Prop(t') \).

  By \( I_{\text{seg}}(f, p) \), \( p.Seg(r) = S_{\text{root}} \) implying that for all \( t \) we have \( r \in p.Prop(t) \); i.e. \( r \) is fully propagated. By definition, \( \hat{w} \) is also fully propagated.

- \( r \) and \( \hat{w} \) are to the same address.

  Implied by the definition of \( \hat{w} \).

- \( (\hat{w}, r) \in p.Ord \).

  According to the definition of \( \text{Dep} \), \( r \) and \( \hat{w} \) are fully conflicting; i.e. both \( (r, \hat{w}) \in \text{Dep} \) and \( (\hat{w}, r) \in \text{Dep} \) hold. By Lemma 4, we must either have \( (r, \hat{w}) \in p.Ord \) or \( (\hat{w}, r) \in p.Ord \).

  By \( I_{\text{ord}}(f, p) \), for any two requests \( e, e' \in p.Evt \) we have \( (e, e') \in p.Ord \) implying \( e \succ_{f} e' \). Since \( \hat{w} \succ_{f} r \) holds, we must have \((\hat{w}, r) \in p.Ord \).

- if there is a request \( e \) ordered after \( \hat{w} \) and before \( r \), then \( e \) must be a fully propagated access
  
  to a different address; i.e. if there is \( e \in p.Evt \) such that \( (\hat{w}, e) \in p.Ord \) and \( (e, r) \in p.Ord \),
  
  then \( p.Seg(e) = S_{\text{root}} \) and \( \text{Addr}(e) \neq \text{Addr}(r) \).

  Assume the contrary and let \( w \) be a write request to \( \text{Addr}(r) \) such that both \( (\hat{w}, w) \in p.Ord \) and \( (w, r) \in p.Ord \) hold.

  By \( I_{\text{ord}}(f, p) \), \( (\hat{w}, w) \in p.Ord \) and \( (w, r) \in p.Ord \) imply \( \hat{w} \succ_{f} w \) and \( w \succ_{f} r \), respectively. By Lemma 3 and the fact that both \( (\hat{w}, w) \in \text{Dep} \) and \( (w, r) \in \text{Dep} \).
hold, this implies that \( \hat{w} \) and \( w \) have both flown into memory before \( r \) reaches the bottom of \( S_{\text{root}} \). In other words, the Flowing trace must be of the following form:

\[
\begin{align*}
f_0 & \leadsto \langle \hat{w} \rightarrow \rangle \\
& \leadsto \langle w \rightarrow \rangle \\
& \leadsto f
\end{align*}
\]

That is, \( \hat{w} \) must have left \( S_{\text{root}} \) and reached memory before \( w \) did. However this implies that \( p.\text{Mem}[\text{Addr}(r)] \neq \hat{w} \) contradicting the assumption that \( \hat{w} \) denotes \( p.\text{Mem}[\text{Addr}(r)] \).

**POP Postcondition:**
- Send a read response (\( \hat{w}.\text{val} \)) to thread \( t \) which issued \( r \).
  - Same as the Flowing postcondition; this establishes \( I_{\text{ss}}(f',p') \).
- Remove \( r \).
  - Same as the Flowing postcondition; this establishes \( I_{\text{evt}}(f',p') \land I_{\text{seg}} \).
- Set \( p'.\text{Ord} \) to the transitive closure of \( (p.\text{Ord} \setminus \{e_1, e_2 \mid e_1 = r \lor e_2 = r\}) \cap \text{Dep} \).
  - This establishes \( I_{\text{ord}}(f',p') \).

\[ \diamond \quad a = \langle w \rightarrow \rangle \]

**Flowing Precondition:**
- \( w \) is at the bottom of \( S_{\text{root}} \); i.e. \( f.\text{Buf}(S_{\text{root}}) = E \cdot w \).

**Flowing Postcondition:**
- Update memory to map the address of \( w \) to point to \( w \); i.e. \( f'.\text{Mem}(\text{Addr}(w)) \) is set to \( w \).
- Set \( f'.\text{Evt}^{\text{act}} \) is set to \( f.\text{Evt}^{\text{act}} \setminus \{w\} \).
- Set \( f'.\text{Buf}(S_{\text{root}}) = E \).
- Set \( f'.\text{Buf}(S_{\text{mem}}) \) to \( w \cdot f.\text{Buf}(S_{\text{mem}}) \).

\[ \diamond \quad \mu(a) = e^3 \]

**POP Precondition:**
- True.

**POP Postcondition:**
- \( p'.\text{Seg}(w) \) is set to \( S_{\text{mem}} \).
  - This establishes \( I_{\text{seg}}(f,p) \). The remaining invariants are not affected by the change to the \( f \); i.e. for all invariants \( I \neq I_{\text{seg}} \), we have \( I(f,p) \) implies \( I(f',p') \).

\(^3\)To be more precise we do allow a silent transition which we use to update only the auxiliary components of \( p \). In this sense, our simulation is \( \text{weak} \) because it projects out observably stuttering steps. In order to relieve the reader from extra technicalities not essential to the proof, we choose to omit explicit constructions to cover these stuttering steps.
\[ a = \langle b \rightarrow \rangle_F \]

**Flowing Precondition:**
- \( b \) is at the bottom of \( S_{root} \); i.e. \( f.Buf(S_{root}) = E \cdot b \).

**Flowing Postcondition:**
- Set \( f'.Evt^{act} \) to \( f.Evt^{act} \setminus \{ b \} \).
- Set \( f'.Buf(S_{root}) \) to \( E \).
- Set \( f'.Buf(S_{mem}) \) to \( b \cdot f.Buf(S_{mem}) \).

\[ \mu(a) = \varepsilon \]

**POP Precondition:**
- True.

**POP Postcondition:**
- \( p'.Seg(b) \) is set to \( S_{mem} \).
- This case is similar to the previous transition.

\[ a = \langle \rightarrow w_x \leftarrow w \rangle_F \]

**Flowing Precondition:**
- The preconditions of \( \langle \rightarrow w_x \rangle_F \) hold.
- The requests \( w_x \) and \( w \) are to the same address; i.e. \( Addr(w_x) = Addr(w) \).
- For all requests \( e \) such that both \( w \triangleright f e \) and \( e \in f.Prop(t) \) where \( t \) is the thread issuing \( w_x \) hold, \( e \) is not a full barrier (\texttt{dmb sy}), or a write barrier (\texttt{dmb st}), and if \( e \) is a write request and \( Addr(e) = Addr(w) \), then \( e \) is issued by \( t \), \( e \) is not a write-exclusive request and if there is a write exclusive request \( w'_x \) such that \( Addr(w'_x) = Addr(e) \) and \( e \triangleright f w'_x \), then there is another write request \( w' \) such that \( Addr(w') = Addr(w'_x) \), \( w \triangleright f w' \triangleright f w'_x \) hold.

**Flowing Postcondition:**
- Same as \( \langle \rightarrow e \rangle_F \) with \( e \) replaced with \( w_x \).

\[ \mu(a) = \langle \rightarrow w_x \leftarrow w \rangle_P \]

**POP Precondition:**
- The preconditions of \( \langle \rightarrow w_x \rangle_P \) hold.
  - This is implied by the Flowing precondition and by the previous analysis of \( \langle \rightarrow e \rangle_P \).
• \( w \) is in the storage subsystem; \( w \in p.Evt \).
  This is implied by the Flowing precondition and by \( I_{evt}(f,p) \).

• \( w \) and \( w_x \) are to the same address.
  This is implied by the Flowing precondition.

• \( w \) is not the immediate predecessor of a different exclusive write request. That is, there does not exist another exclusive write \( w'_x \) such that \( (w, w'_x) \in p.Ord \) and there is no write \( w' \) to \( Addr(w) \) such that \( (w, w') \in p.Ord \) and \( (w', w'_x) \in p.Ord \).
  If such an \( w'_x \) existed, then by the fact that they are fully conflicting and by \( I_{ord}(f,p) \), the Flowing precondition would not be satisfied.

• Any write request \( w' \) such that \( (w, w') \in p.Ord \) and \( w' \in p.Prop(t) \), where \( t \) is the thread that issued \( w_x \), and such that \( w' \) is coupled with some exclusive write \( w'_x \), is to a different address; i.e. \( Addr(w') \neq Addr(w) \).
  If such an \( w' \) did exist, then by the fact that \( w' \) and \( w \) are fully conflicting and by \( I_{ord}(f,p) \) and \( I_{seg}(f,p) \), the Flowing precondition would not be satisfied.

• For every request \( e \in p.Prop(t) \) and \( (w, e) \in p.Ord \) hold, if \( e \) is issued by thread \( t' \neq t \), then \( Addr(e) \neq Addr(w_x) \), \( e \) is not a full barrier (dmb sy) or a write barrier (dmb st) unless \( e \) is fully propagated.
  If \( e \) is not fully propagated, then by \( I_{ord}(f,p) \) and by the fact that \( e \) would be fully conflicting in any of those cases, the Flowing precondition would also not hold.

**POP Postcondition:**

• Same as \( \langle \to e \rangle_P \) with \( e \) replaced with \( w_x \).

• \( a = \langle \to w_x \rangle_F \)

**Flowing Precondition:**

• Same as the previous case where \( w \) is replaced with \( f.Mem[Addr(w_x)] \).

**Flowing Postcondition:**

• Same as \( \langle \to e \rangle_F \).

• \( \mu(a) = \langle \to w_x \rangle_P \), where \( \dot{w} = p.Mem[Addr(w_x)] \)

**POP Precondition:**

• Same as the previous case.

**POP Postcondition:**

• Same as the previous case.