

The Semantics of x86 Multiprocessor Machine Code

The HOL Specification

Susmit Sarkar¹ Peter Sewell¹ Francesco Zappa Nardelli²

Scott Owens¹ Tom Ridge¹ Thomas Braibant²

Magnus O. Myreen¹ Jade Alglave²

¹University of Cambridge ²INRIA

October 30, 2008

Brief Contents

I	x86_coretypes	5
II	x86_types	7
III	x86_ast	10
IV	x86_axiomatic_model	12
V	x86_niceness_statement	18
VI	x86_seq_monad	20
VII	x86_event_monad	24
VIII	x86_opsem	29
IX	x86_decoder	36
X	x86_	42
XI	x86_program	44
XII	x86_sequential_axiomatic_model	47
XIII	x86_drf	50
XIV	x86_hb_machine	53
XV	x86_lts_ops	58
XVI	x86_hb_machine_thms	60
	Index	63

Full Contents

Introduction	1
README-spec-public	1
I x86_coretypes	5
- <i>type_abbrev_Ximm</i>	6
- <i>Xreg</i>	6
- <i>Xeflags</i>	6
- <i>Xea</i>	6
- <i>type_abbrev_proc</i>	6
- <i>type_abbrev_program_order_index</i>	6
- <i>iid</i>	6
II x86_types	7
- <i>type_abbrev_address</i>	8
- <i>type_abbrev_value</i>	8
- <i>type_abbrev_eiid</i>	8
- <i>type_abbrev_reln</i>	8
- <i>reg</i>	8
- <i>dirln</i>	8
- <i>location</i>	8
- <i>barrier</i>	8
- <i>action</i>	8
- <i>event</i>	8
- <i>event_structure</i>	8
- <i>type_abbrev_state_constraint</i>	8
- <i>type_abbrev_view_orders</i>	8
- <i>execution_witness</i>	8
- <i>type_abbrev_eiid_state</i>	8
- <i>next_eiid</i>	8
- <i>initial_eiid_state</i>	9
- <i>machine_visible_label</i>	9
- <i>lts_monad_visible_label</i>	9
- <i>label</i>	9
- <i>type_abbrev_machine_label</i>	9
- <i>type_abbrev_lts_monad_label</i>	9

FULL CONTENTS	iv
– <i>LTS</i>	9
III x86_ast	10
– <i>Xrm</i>	11
– <i>rm_is_memory_access</i>	11
– <i>Xdest_src</i>	11
– <i>Ximm_rm</i>	11
– <i>Xbinop_name</i>	11
– <i>Xmonop_name</i>	11
– <i>Xcond</i>	11
– <i>Xinstruction</i>	11
– <i>Xpre_g1</i>	11
– <i>Xpre_g2</i>	11
– <i>Xinst</i>	11
IV x86_axiomatic_model	12
– <i>loc</i>	13
– <i>value_of</i>	13
– <i>proc</i>	13
– <i>mem_load</i>	13
– <i>mem_store</i>	13
– <i>mem_barrier</i>	13
– <i>iids</i>	13
– <i>writes</i>	13
– <i>reads</i>	13
– <i>locked</i>	13
– <i>po</i>	13
– <i>po_strict</i>	13
– <i>po_iico</i>	14
– <i>well_formed_event_structure</i>	14
– <i>sub_event_structure</i>	14
– <i>preserved_program_order</i>	14
– <i>viewed_events</i>	14
– <i>view_orders_well_formed</i>	14
– <i>get_l_stores</i>	15
– <i>write_serialization_candidates_old</i>	15
– <i>write_serialization_candidates</i>	15
– <i>lock_serialization_candidates</i>	15
– <i>reads_from_map_candidates_old</i>	15
– <i>reads_from_map_candidates</i>	15
– <i>happens_before</i>	15
– <i>check_causality</i>	15
– <i>check_rfmap_written</i>	16
– <i>check_rfmap_initial</i>	16
– <i>state_updates</i>	16
– <i>check_final</i>	16
– <i>state_updates_mem</i>	16

–	<i>check_final_mem</i>	16
–	<i>check_atomicity</i>	17
–	<i>valid_execution</i>	17
–	<i>restrict_execution_witness</i>	17
V	x86_niceness_statement	18
–	<i>nice_execution</i>	19
–	<i>niceness_thm</i>	19
VI	x86_seq_monad	20
–	<i>type_abbrev_x86_state</i>	21
–	<i>XREAD_REG</i>	21
–	<i>XREAD_EIP</i>	21
–	<i>XREAD_EFLAG</i>	21
–	<i>XREAD_MEM</i>	21
–	<i>XWRITE_REG</i>	21
–	<i>XWRITE_EIP</i>	21
–	<i>XWRITE_EFLAG</i>	21
–	<i>XWRITE_MEM</i>	21
–	<i>XREAD_MEM_BYTES</i>	21
–	<i>type_abbrev_M</i>	21
–	<i>constT_seq</i>	21
–	<i>addT_seq</i>	21
–	<i>lockT_seq</i>	21
–	<i>failureT_seq</i>	21
–	<i>seqT_seq</i>	21
–	<i>parT_seq</i>	21
–	<i>parT_unit_seq</i>	22
–	<i>write_reg_seq</i>	22
–	<i>read_reg_seq</i>	22
–	<i>write_eflag_seq</i>	22
–	<i>read_eflag_seq</i>	22
–	<i>write_eip_seq</i>	22
–	<i>read_eip_seq</i>	22
–	<i>write_mem_seq</i>	22
–	<i>read_mem_seq</i>	22
–	<i>read_m32_seq</i>	22
–	<i>write_m32_seq</i>	22
–	<i>constT</i>	22
–	<i>addT</i>	22
–	<i>lockT</i>	22
–	<i>failureT</i>	23
–	<i>seqT</i>	23
–	<i>parT</i>	23
–	<i>parT_unit</i>	23
–	<i>write_reg</i>	23
–	<i>read_reg</i>	23

—	<i>write_eip</i>	23
—	<i>read_eip</i>	23
—	<i>write_eflag</i>	23
—	<i>read_eflag</i>	23
—	<i>write_m32</i>	23
—	<i>read_m32</i>	23
—	<i>option_apply</i>	23
VII	x86_event_monad	24
—	<i>type_abbrev_M</i>	25
—	<i>event_structure_empty</i>	25
—	<i>event_structure_lock</i>	25
—	<i>event_structure_union</i>	25
—	<i>event_structure_bigunion</i>	25
—	<i>event_structure_seq_union</i>	25
—	<i>mapT_ev</i>	25
—	<i>choiceT_ev</i>	25
—	<i>constT_ev</i>	25
—	<i>discardT_ev</i>	25
—	<i>addT_ev</i>	25
—	<i>lockT_ev</i>	26
—	<i>failureT_ev</i>	26
—	<i>seqT_ev</i>	26
—	<i>parT_ev</i>	26
—	<i>parT_unit_ev</i>	26
—	<i>write_location_ev</i>	26
—	<i>read_location_ev</i>	26
—	<i>write_reg_ev</i>	27
—	<i>read_reg_ev</i>	27
—	<i>write_eip_ev</i>	27
—	<i>read_eip_ev</i>	27
—	<i>write_eflag_ev</i>	27
—	<i>read_eflag_ev</i>	27
—	<i>aligned32</i>	27
—	<i>write_m32_ev</i>	27
—	<i>read_m32_ev</i>	27
—	<i>constT</i>	28
—	<i>addT</i>	28
—	<i>lockT</i>	28
—	<i>failureT</i>	28
—	<i>seqT</i>	28
—	<i>parT</i>	28
—	<i>parT_unit</i>	28
—	<i>write_reg</i>	28
—	<i>read_reg</i>	28
—	<i>write_eip</i>	28
—	<i>read_eip</i>	28
—	<i>write_eflag</i>	28

—	<i>read_eflag</i>	28
—	<i>write_m32</i>	28
—	<i>read_m32</i>	28
VIII	x86_opsem	29
—	<i>ea_Xr</i>	30
—	<i>ea_Xi</i>	30
—	<i>ea_Xrm_base</i>	30
—	<i>ea_Xrm_index</i>	30
—	<i>ea_Xrm</i>	30
—	<i>ea_Xdest</i>	30
—	<i>ea_Xsrc</i>	30
—	<i>ea_Ximm_rm</i>	30
—	<i>read_ea</i>	30
—	<i>read_src_ea</i>	30
—	<i>read_dest_ea</i>	30
—	<i>write_ea</i>	30
—	<i>jump_to_ea</i>	30
—	<i>call_dest_from_ea</i>	31
—	<i>get_ea_address</i>	31
—	<i>bump_eip</i>	31
—	<i>byte_parity</i>	31
—	<i>write_PF</i>	31
—	<i>write_ZF</i>	31
—	<i>write_SF</i>	31
—	<i>write_logical_eflags</i>	31
—	<i>write_arith_eflags_except_CF</i>	31
—	<i>write_arith_eflags</i>	31
—	<i>erase_eflags</i>	31
—	<i>add_with_carry_out</i>	32
—	<i>sub_with_borrow_out</i>	32
—	<i>write_arith_result</i>	32
—	<i>write_arith_result_no_CF</i>	32
—	<i>write_arith_result_no_write</i>	32
—	<i>write_logical_result</i>	32
—	<i>write_logical_result_no_write</i>	32
—	<i>write_result_erase_eflags</i>	32
—	<i>write_binop</i>	32
—	<i>write_monop</i>	32
—	<i>read_cond</i>	32
—	<i>x86_exec_pop</i>	32
—	<i>x86_exec_push</i>	33
—	<i>x86_exec_popad</i>	33
—	<i>x86_exec_pushad</i>	33
—	<i>x86_exec_pop_eip</i>	33
—	<i>x86_exec_push_eip</i>	33
—	<i>x86_exec_call</i>	33
—	<i>x86_exec_ret</i>	34

–	<i>x86_exec</i>	34
–	<i>x86_execute</i>	35
IX	x86_decoder	36
–	<i>STR_SPACE_AUX</i>	37
–	<i>bytebits</i>	37
–	<i>check_opcode</i>	37
–	<i>read_SIB</i>	37
–	<i>read_ModRM</i>	37
–	<i>is_hex_add</i>	37
–	<i>process_hex_add</i>	37
–	<i>x86_match_step</i>	37
–	<i>x86_binop</i>	38
–	<i>x86_monop</i>	38
–	<i>b2reg</i>	38
–	<i>decode_Xr32</i>	38
–	<i>decode_SIB</i>	38
–	<i>decode_Xrm32</i>	38
–	<i>decode_Xconst</i>	39
–	<i>decode_Xdest_src</i>	39
–	<i>decode_Xconst_or_zero</i>	39
–	<i>decode_Ximm_rm</i>	39
–	<i>x86_select_op</i>	39
–	<i>X_SOME</i>	39
–	<i>x86_syntax</i>	39
–	<i>x86_decode_aux</i>	40
–	<i>x86_decode_prefixes</i>	40
–	<i>dest_accesses_memory</i>	40
–	<i>x86_lock_ok</i>	40
–	<i>x86_decode</i>	41
–	<i>x86_decode_bytes</i>	41
–	<i>rm_args_ok</i>	41
–	<i>dest_src_args_ok</i>	41
–	<i>imm_rm_args_ok</i>	41
–	<i>x86_args_ok</i>	41
–	<i>x86_well_formed_instruction</i>	41
X	x86_	42
–	<i>iiid_dummy</i>	43
–	<i>x86_execute_some</i>	43
–	<i>X86_NEXT</i>	43
XI	x86_program	44
–	<i>DOMAIN</i>	45
–	<i>type_abbrev_program_word8</i>	45
–	<i>type_abbrev_program_Xinst</i>	45

—	<i>read_mem_bytes</i>	45
—	<i>decode_program_fun</i>	45
—	<i>decode_program_rel</i>	45
—	<i>type_abbrev_run_skeleton</i>	45
—	<i>run_skeleton_wf</i>	45
—	<i>x86_event_execute</i>	45
—	<i>x86_execute_with_eip_check</i>	45
—	<i>event_structures_of_run_skeleton</i>	45
—	<i>x86_semantics</i>	46
—	<i>lts_po_of_event_structure</i>	46
XII	x86_sequential_axiomatic_model	47
—	<i>sequential_execution</i>	48
—	<i>so_to_vo</i>	48
—	<i>so_to_write_serialization</i>	48
—	<i>so_to_lock_serialization</i>	48
—	<i>so_to_rfmap</i>	48
—	<i>so_to_exec_witness</i>	48
—	<i>valid_sequential_execution</i>	48
—	<i>competes</i>	48
—	<i>race_free</i>	48
—	<i>restrictE</i>	48
—	<i>prefixes</i>	49
—	<i>sequential_race_free</i>	49
XIII	x86_drf	50
—	<i>wfes</i>	51
—	<i>maximal_es</i>	51
—	<i>deleteE</i>	51
—	<i>extend_so</i>	51
—	<i>locked_ready</i>	51
—	<i>ind_hyp1</i>	51
—	<i>sequential_order_thm</i>	51
—	<i>pre</i>	52
—	<i>ind_concl</i>	52
—	<i>ind_concl2</i>	52
—	<i>ind_assum</i>	52
—	<i>data_race_free_thm</i>	52
XIV	x86_tb_machine	53
—	<i>clause_name</i>	54
—	<i>funupd</i>	54
—	<i>funupd2</i>	54
—	<i>linear_order_extend</i>	54
—	<i>type_abbrev_message</i>	54
—	<i>type_abbrev_machine_state</i>	54

FULL CONTENTS	x
– <i>initial_machine_state</i>	54
– <i>execution_witness_of_machine_state</i>	54
– <i>event_set_of_machine_state</i>	54
– <i>next_eiid_es</i>	54
– <i>tlang_typing</i>	54
– <i>final_state</i>	57
XV x86_lts_ops	58
– <i>lts_state</i>	59
– <i>eip_tracked_lts</i>	59
– <i>eip_tracked_lts_initial</i>	59
– <i>lts_parallel</i>	59
– <i>traces_of_lts</i>	59
– <i>completed_traces_of_lts</i>	59
– <i>states_of_trace</i>	59
XVI x86_hb_machine_thms	60
– <i>machine_lts</i>	61
– <i>machine_execution_of_event_structure</i>	61
– <i>final_states</i>	61
– <i>hb_equivalence_thm1</i>	61
– <i>partial_view_orders_well_formed</i>	61
– <i>partial_valid_execution</i>	61
– <i>hb_equivalence_thm2</i>	62
– <i>hb_machine_progress_thm</i>	62
Index	63

Introduction

This document is an automatically typeset version of the HOL definitions described in the paper:

The Semantics of x86 Multiprocessor Machine Code. Susmit Sarkar, Peter Sewell, Francesco Zappa Nardelli, Scott Owens, Tom Ridge, Thomas Braibant, Magnus Myreen, Jade Alglave. In Proc. POPL 2009.

That paper, and the full HOL definitions, are available from <http://www.cl.cam.ac.uk/users/pes20/weakmemory>. The README from the HOL tarball is reproduced below.

README-spec-public

Here are the HOL sources for the x86 multiprocessor semantics.

To Build
=====

It is known to work with (at least) HOL revision 6031, in the recent PolyML port. To build it, first, install PolyML 5.2 from

http://sourceforge.net/project/showfiles.php?group_id=148318

with something like the following:

```
wget http://downloads.sourceforge.net/polyml/polyml.5.2.tar.gz?modtime=1214245187&big_mirror=0
tar -zvxf polyml.5.2.tar.gz
cd polyml.5.2
./configure --prefix=/usr
make
sudo make install
```

(you may need a different prefix, and/or to ensure that your PATH contains the install directory/bin and your LD_LIBRARY_PATH contains the install directory/lib)

Then install HOL into a directory HOL-poly with something like:

```
svn co https://hol.svn.sf.net/svnroot/hol/HOL HOL-poly
cd HOL-poly
poly < tools-poly/smart-configure.sml
bin/build -expk -symlink
```

(ignore the mllex error at the end), and ensure that HOL-poly/bin is in your PATH. Add -r6031 after "co" above to get that particular version of HOL.

Finally, just type "make" in this directory (this takes around 15min on an Intel Core2 2.4Ghz machine).

Contents

An automatically typeset version of the definitions

alldoc.ps
alldoc.pdf

This includes the HOL definitions in the files below, except those marked [*]. The HOL proof scripts are not typeset.

The definition of the semantics

x86_coretypesScript.sml
core type definitions, shared by the sequential and event-based semanticsx86_typesScript.sml
types for the event-based semantics: event, event_structure, execution_witness, etc.x86_astScript.sml
abstract syntax (AST) for x86 instructionsx86_axiomatic_modelScript.sml
the x86-cc axiomatic memory modelx86_niceness_statementScript.sml
the definition of "nice" x86-cc executionsx86_seq_monadScript.sml
the sequential state state monad type constructor and combinatorsx86_event_monadScript.sml
the event monad type constructor and combinatorsx86_opsemScript.sml
the operational semantics for x86 AST instructions, above one of the monadsx86_decoderScript.sml
decoding from machine code bytes to x86 AST assembly instructionsx86_Script.sml
the top level for the sequential semanticsx86_programScript.sml
the top level for the event semantics

The proof that the semantics builds well-formed event structures

x86_event_opsem_wfScript.sml [*]
x86_program_event_structure_wfScript.sml [*]

The proof that the axiomatic model is equivalent to one restricted to nice executions

tactic.sml [*]
x86_niceness_proofScript.sml [*]

The data-race-freedom development

x86_sequential_axiomatic_modelScript.sml
the definition of sequential execution used in the data-race-freedom development

x86_axiomatic_model_thmsScript.sml [*]
auxiliary theorems about the axiomatic model, used in the data-race-freedom development

x86_drfScript.sml
the statements and proof scripts for the main data-race-freedom theorems

An abstract machine that corresponds to the axiomatic memory model

x86_hb_machineScript.sml
the hb machine definition

x86_lts_opsScript.sml
auxiliary definitions for operations over labelled transition systems

x86_hb_machine_thmsScript.sml
statements of theorems about the hb machine, and hand proofs thereof

Other auxiliary files

bit_listScript.sml [*]
decoderScript.sml [*]
opmonScript.sml [*]
utilScript.sml [*]
utilLib.sig [*]

utilLib.sml	[*]
HolDoc.sml	[*]
HolDoc.sig	[*]

README-spec-public
this file

LICENSE-spec-public
the BSD-style license

Part I

x86_coretypes

iiid

6

type_abbrev Ximm : word32

Xreg = EAX | EBX | ECX | EDX | ESP | EBP | ESI | EDI

Xeflags = X_CF | X_PF | X_AF | X_ZF | X_SF | X_OF

Xea =
| XEA_I of Ximm(* constant *)
| XEA_R of Xreg(* register name *)
| XEA_M of word32(* memory address *)

type_abbrev proc : num

type_abbrev program_order_index : num

iiid = { proc : proc;
 program_order_index : num }

Part II

x86-types

next_eiid

8

type_abbrev address : Ximm

type_abbrev value : Ximm

type_abbrev eiid : num

type_abbrev reln : '*a*#'*a* → bool

reg = REG32 **of** Xreg | REG1 **of** Xeflags | REGEIP

dirn = R | W

location = LOCATION_REG **of** proc reg
| LOCATION_MEM **of** address

barrier = LFENCE | SFENCE | MFENCE

action = ACCESS **of** dirn location value

event = ⟨ eiid : eiid;
 iid : *iid*;
 action : *action* ⟩

event_structure = ⟨ *procs* : proc set;
 events : event set;
 intra_causality : event reln;
 atomicity : event set set ⟩

type_abbrev state_constraint : location → value option

type_abbrev view_orders : proc → event reln

execution_witness =
⟨ *initial_state* : state_constraint;
 vo : view_orders;
 write_serialization : event reln;
 lock_serialization : event reln;
 rfmap : event reln ⟩

type_abbrev eiid_state : eiid set

$(\text{next_eiid} : \text{eiid_state} \rightarrow (\text{eiid} \# \text{eiid_state})\text{set}) \text{eiids} = \{(\text{eiid}, \text{eiids} \cup \{\text{eiid}\}) \mid \text{eiid} \mid \neg(\text{eiid} \in \text{eiids})\}$

$(\text{initial_eiid_state} : \text{eiid_state}) = \{\}$

```
machine_visible_label =
⟨ mvl_event : event;
  mvl_iico : event set;
  mvl_first_of_instruction : bool;
  mvl_last_of_instruction : bool;
  mvl_locked : bool ⟩
```

```
lts_monad_visible_label =
⟨ lmvl_iid : iid;
  lmvl_action : action ⟩
```

label = VIS of 'a | TAU

type_abbrev machine_label : machine_visible_label label

type_abbrev lts_monad_label : lts_monad_visible_label label

```
LTS = ⟨ states : 'state set;
  initial : 'state;
  final : ('state #' value) set;
  trans : ('state #' ('visible label) #' state) set ⟩
```

Part III

x86_ast

Xrm = **XR of Xreg**(* register *)
 | **XM of (word2#Xreg)** option **Xreg** option **Ximm**(* mem[2^{scale}] * index + base + displacement) *)

(rm_is_memory_access(**XM i b d**) = **T**) \wedge
 (rm_is_memory_access(**XR r**) = **F**)

Xdest_src = **XRM_I of Xrm Ximm**(* mnemonic r/m32, imm32 or mnemonic r/m32, imm8 (sign-extended) *)
 | **XRM_R of Xrm Xreg**(* mnemonic r/m32, r32 *)
 | **XR_RM of Xreg Xrm**(* mnemonic r32, r/m32 *)

Ximm_rm = **XI_RM of Xrm**(* r/m32 *)
 | **XI of Ximm**(* imm32 or imm8 (sign-extended) *)

Xbinop_name = **XADD** | **XAND** | **XCMP** | **XOR** | **XSHL** | **XSHR** | **XSAR** | **XSUB** | **XTEST** | **XXOR**

Xmonop_name = **XDEC** | **XINC** | **XNOT** | **XNEG**

Xcond = **X_ALWAYS** | **X_E** | **X_NE**

Xinstruction = **XBINOP of Xbinop_name Xdest_src**
 | **XMONOP of Xmonop_name Xrm**
 | **XCMPXCHG of Xrm Xreg**
 | **XXADD of Xrm Xreg**
 | **XXCHG of Xrm Xreg**
 | **XLEA of Xdest_src**
 | **XPOP of Xrm**
 | **XPUSH of Ximm_rm**
 | **XCALL of Ximm_rm**
 | **XRET of Ximm**
 | **XMOV of Xcond Xdest_src**
 | **XJUMP of Xcond Ximm**
 | **XLOOP of Xcond Ximm**(* Here Xcond over approximates possibilities *)
 | **XPUSHAD**
 | **XPOPAD**

Xpre_g1 = **XLOCK** | **XG1_NONE**

Xpre_g2 = **XBRANCH_TAKEN** | **XBRANCH_NOT_TAKEN** | **XG2_NONE**

Xinst = **XPREFIX of Xpre_g1 Xpre_g2 Xinstruction**

Part IV

x86_axiomatic_model

```
loc  $e =$ 
case  $e.action$  of
  ACCESS  $d l v \rightarrow \text{SOME } l$ 
   $\parallel \_ \rightarrow \text{NONE}$ 
```

```
value_of  $e =$ 
case  $e.action$  of
  ACCESS  $d l v \rightarrow \text{SOME } v$ 
   $\parallel \_ \rightarrow \text{NONE}$ 
```

proc $e = e.iwid.\text{proc}$

```
mem_load  $e =$ 
case  $e.action$  of
  ACCESS R(LOCATION_MEM  $a)v \rightarrow \mathbf{T}$ 
   $\parallel \_ \rightarrow \mathbf{F}$ 
```

```
mem_store  $e =$ 
case  $e.action$  of
  ACCESS W(LOCATION_MEM  $a)v \rightarrow \mathbf{T}$ 
   $\parallel \_ \rightarrow \mathbf{F}$ 
```

```
mem_barrier  $e =$ 
case  $e.action$  of
  (* Barrier bar -> T || *)
   $\_ \rightarrow \mathbf{F}$ 
```

iiids $E = \{e.iwid \mid e \in E.events\}$

writes $E = \{e \mid e \in E.events \wedge \exists l v.e.action = \text{ACCESS W } l v\}$

reads $E = \{e \mid e \in E.events \wedge \exists l v.e.action = \text{ACCESS R } l v\}$

locked $E e = (e \in \text{bigunion } E.atomicity)$

```
po  $E =$ 
 $\{(e_1, e_2) \mid (e_1.iwid.\text{proc} = e_2.iwid.\text{proc}) \wedge$ 
 $e_1.iwid.\text{program\_order\_index} \leq e_2.iwid.\text{program\_order\_index} \wedge$ 
 $e_1 \in E.events \wedge e_2 \in E.events\}$ 
```

```
po_strict  $E =$ 
 $\{(e_1, e_2) \mid (e_1.iwid.\text{proc} = e_2.iwid.\text{proc}) \wedge$ 
 $e_1.iwid.\text{program\_order\_index} < e_2.iwid.\text{program\_order\_index} \wedge$ 
 $e_1 \in E.events \wedge e_2 \in E.events\}$ 
```

`po_iico E = po_strict E \cup E.intra_causality`

`well_formed_event_structure E =`
 $(\forall iid.\mathbf{finite}\{eiid \mid \exists e \in (E.events).(e.iid = iid) \wedge (e.eiid = iid)\}) \wedge$
 $(\mathbf{finite} E.procs) \wedge$
 $(\forall e \in (E.events).proc e \in E.procs) \wedge$
 $(\forall e_1 e_2 \in (E.events).(e_1.eiid = e_2.eiid) \wedge (e_1.iid = e_2.iid) \implies (e_1 = e_2)) \wedge$
 $(DOM E.intra_causality) \subseteq E.events \wedge$
 $(range E.intra_causality) \subseteq E.events \wedge$
 $acyclic(E.intra_causality) \wedge$
 $(\forall (e_1, e_2) \in (E.intra_causality).(e_1.iid = e_2.iid)) \wedge$
 $(\forall (e_1, e_2) \in (E.intra_causality).\neg(mem_store e_1)) \wedge$
 $(\forall (e_1 \in \text{writes } E)e_2.$
 $\neg(e_1 = e_2) \wedge$
 $(e_2 \in \text{writes } E \vee e_2 \in \text{reads } E) \wedge$
 $(e_1.iid = e_2.iid) \wedge$
 $(loc e_1 = loc e_2) \wedge$
 $(\exists p r. loc e_1 = \text{SOME} (\text{LOCATION_REG } p r))$
 \implies
 $(e_1, e_2) \in E.intra_causality^+ \vee$
 $(e_2, e_1) \in E.intra_causality^+) \wedge$
 $(\forall es \in (E.atomicity).\exists e \in es. \text{mem_load } e) \wedge$
 $PER E.events E.atomicity \wedge$
 $(\forall es \in (E.atomicity).\forall e_1 e_2 \in es.(e_1.iid = e_2.iid)) \wedge$
 $(\forall es \in (E.atomicity).\forall e_1 \in es.\forall e_2 \in (E.events).(e_1.iid = e_2.iid) \implies e_2 \in es) \wedge$
 $(\forall e \in (E.events).\forall p r.(loc e = \text{SOME} (\text{LOCATION_REG } p r)) \implies (p = proc e))$

`sub_event_structure E' E =`
 $(E'.procs = E.procs) \wedge$
 $E'.events \subseteq E.events \wedge$
 $(E'.atomicity = PER_RESTRICT E.atomicity E'.events) \wedge$
 $(E'.intra_causality = E.intra_causality|_{E'.events})$

`preserved_program_order E =`
 $\{(e_1, e_2) \mid (e_1, e_2) \in (\text{po_strict } E) \wedge$
 $((\exists p r.(loc e_1 = loc e_2) \wedge$
 $(loc e_1 = \text{SOME} (\text{LOCATION_REG } p r))) \vee$
 $(\text{mem_load } e_1 \wedge \text{mem_load } e_2) \vee$
 $(\text{mem_store } e_1 \wedge \text{mem_store } e_2) \vee$
 $(\text{mem_load } e_1 \wedge \text{mem_store } e_2) \vee$
 $(\text{mem_store } e_1 \wedge \text{mem_load } e_2 \wedge (loc e_1 = loc e_2)) \vee$
 $((\text{mem_load } e_1 \vee \text{mem_store } e_1) \wedge \text{locked } E e_2) \vee$
 $(\text{locked } E e_1 \wedge (\text{mem_load } e_2 \vee \text{mem_store } e_2)))\}$

`viewed_events E p =`
 $\{e \mid e \in E.events \wedge ((\text{proc } e = p) \vee \text{mem_store } e)\}$

```
view_orders_well_formed E vo =
(∀p ∈ (E.procs). linear_order(vo p)(viewed_events E p) ∧
 ∀e ∈ (viewed_events E p).finite{e' | (e', e) ∈ (vo p)}) ∧
(∀p.¬(p ∈ E.procs) ⇒ (vo p = {}))
```

```
get_l_stores E l =
{e | e ∈ E.events ∧ mem_store e ∧ (loc e = SOME l)}
```

```
write_serialization_candidates_old E =
let per_location_store_sets = {es | ∃l.es = get_l_stores E l} in
let per_location_store_set_linearisations = {strict_linearisations es | es ∈ per_location_store_sets} in
let choices = all_choices per_location_store_set_linearisations in
{bigunion lin | lin ∈ choices}
```

```
write_serialization_candidates E cand =
(∀(e1, e2) ∈ cand.
 ∃l.e1 ∈ (get_l_stores E l) ∧ e2 ∈ (get_l_stores E l)) ∧
(∀l.strict_linear_order(cand|(get_l_stores E l))
 (get_l_stores E l))
```

```
lock_serialization_candidates E =
let lin_ec = strict_linearisations E.atomicity in
{{(e1, e2) | ∃(es1, es2) ∈ lin.ec ∈ es1 ∧ e2 ∈ es2} |
 | lin ∈ lin_ec}
```

```
reads_from_map_candidates_old E =
let reads_and_their_possible_writes =
{(er, ews) | er ∈ E.events ∧
 ∃l v.(er.action = ACCESS R l v) ∧
 (ews = {ew | ew ∈ E.events ∧ (ew.action = ACCESS W l v)}))} in
{rfmap | (range rfmap) ⊆ (DOM reads_and_their_possible_writes) ∧
 ∀(ew, er) ∈ rfmap.∃ews.(er, ews) ∈ reads_and_their_possible_writes ∧ ew ∈ ews}
```

```
reads_from_map_candidates E rfmap =
∀(ew, er) ∈ rfmap.er ∈ E.events ∧ ew ∈ E.events ∧
∃l v.(er.action = ACCESS R l v) ∧
(ew.action = ACCESS W l v)
```

```
happens_before E X =
E.intra_causality ∪
(preserved_program_order E) ∪
X.write_serialization ∪
X.lock_serialization ∪
X.rfmap
```

check_causality E vo happensbefore =
 $\forall p \in (E.procs). \text{acyclic}((\text{strict}(vo\ p)) \cup \text{happensbefore})$

check_rfmap_written E vo rfmap =
 $\forall p \in (E.procs).$
 $\forall (ew, er) \in (\text{rfmap}|_{(\text{viewed_events } E\ p)}).$
 $\forall ew' \in (\text{writes } E).$
 $\neg(ew = ew') \wedge (ew, ew') \in (\text{vo } p) \wedge (ew', er) \in (\text{vo } p)$
 $\implies \neg(\text{loc } ew = \text{loc } ew')$

check_rfmap_initial E vo rfmap initial_state =
 $\forall p \in (E.procs).$
 $\forall er \in (((\text{reads } E) \setminus (\text{range } rfmap))$
 $\cap \text{viewed_events } E\ p).$
 $\exists l\ v. (er.\text{action} = \text{ACCESS R } l\ v) \wedge$
 $(\text{initial_state } l = \text{SOME } v) \wedge$
 $\forall ew' \in \text{writes } E.$
 $(ew', er) \in (\text{vo } p) \implies \neg(\text{loc } ew' = \text{loc } er)$

state_updates E vo write_serialization l =
case l **of**
 LOCATION_MEMORY $a \rightarrow$
 {value_of ew | $ew \in \text{maximal_elements}(\text{get_l_stores } E\ l)\text{write_serialization}\}$
 || LOCATION_REGISTER $p\ r \rightarrow$
 {value_of ew | $ew \in \text{maximal_elements}(\text{get_l_stores } E\ l)(\text{vo } p)\}$

check_final E vo initial_state final_state_opt write_serialization =
if finite $E.\text{events}$ **then**
 $\exists \text{final_state}. (\text{final_state_opt} = \text{SOME } \text{final_state}) \wedge$
 $\forall l. \text{if} (\text{state_updates } E \text{ vo write_serialization } l) = \{\} \text{ then}$
 final_state $l = \text{initial_state}$
 else
 (final_state l) $\in (\text{state_updates } E \text{ vo write_serialization } l)$
else
final_state_opt = NONE

state_updates_mem E write_serialization a =
{value_of ew | $ew \in \text{maximal_elements}(\text{get_l_stores } E(\text{LOCATION_MEM } a))\text{write_serialization}\}$

(check_final_mem E initial_state write_serialization NONE =
 $\neg(\text{finite } E.\text{events})) \wedge$
(check_final_mem E initial_state write_serialization(SOME final_state) =
finite $E.\text{events} \wedge$
 $\forall a. \text{if} (\text{state_updates_mem } E \text{ write_serialization } a) = \{\} \text{ then}$
 final_state $a = \text{initial_state}(\text{LOCATION_MEM } a)$
 else
 (final_state a) $\in (\text{state_updates_mem } E \text{ write_serialization } a))$

```

check_atomicity E vo =
   $\forall p \in (E.procs). \forall es \in (E.atomicity).$ 
   $\forall e_1 e_2 \in es. (e_1, e_2) \in (vo\ p) \implies$ 
   $\forall e. (e_1, e) \in (vo\ p) \wedge (e, e_2) \in (vo\ p) \implies e \in es$ 

```

```

valid_execution E X =
  view_orders_well_formed E X.vo  $\wedge$ 
  X.write_serialization  $\in$  write_serialization_candidates E  $\wedge$ 
  X.lock_serialization  $\in$  lock_serialization_candidates E  $\wedge$ 
  X.rfmap  $\in$  reads_from_map_candidates E  $\wedge$ 
  check_causality E X.vo(happens_before E X)  $\wedge$ 
  check_rfmap_written E X.vo X.rfmap  $\wedge$ 
  check_rfmap_initial E X.vo X.rfmap X.initial_state  $\wedge$ 
  check_atomicity E X.vo

```

```

restrict_execution_witness X E =
  { initial_state := X.initial_state;
    (*final_state_opt := ... *)
    vo :=  $(\lambda p. (X.vo\ p)|_{E.events})$ ;
    write_serialization :=  $X.write\_serialization|_{E.events}$  ;
    lock_serialization :=  $X.lock\_serialization|_{E.events}$  ;
    rfmap := RESTRICT X.rfmap E.events }

```

Part V

x86_niceness_statement

nice_execution $E X = \forall p \in (E.procs).$
 $(\text{po_strict } E)|_{(\text{viewed_events } E p \setminus \text{mem_store})} \subseteq (X.vo\ p)$

niceness_thm =
 $\forall E X. (\text{well_formed_event_structure } E \wedge$
 $\text{valid_execution } E X) \implies$
 $\exists X'. \text{valid_execution } E X' \wedge \text{nice_execution } E X' \wedge$
 $(X' \langle\!\langle vo := (\lambda p. \{\}) \rangle\!\rangle = X \langle\!\langle vo := (\lambda p. \{\}) \rangle\!\rangle)$

Part VI

x86_seq_monad

```
type_abbrev x86_state : (Xreg → word32)#[(* - general-purpose 32-bit registers *)
(word32)#[(* - eip *)
(Xeflags → bool option)#[(* - eflags *)
(word32 → word8 option)(* - unsegmented memory *)
```

XREAD_REG $i((r, eip, f, m) : \text{x86_state}) = r\ i$

XREAD_EIP($(r, eip, f, m) : \text{x86_state}$) = eip

XREAD_EFLAG $i((r, eip, f, m) : \text{x86_state}) = f\ i$

XREAD_MEM $i((r, eip, f, m) : \text{x86_state}) = m\ i$

XWRITE_REG $i\ x((r, eip, f, m) : \text{x86_state}) = ((i = +x)r, eip, f, m) : \text{x86_state}$

XWRITE_EIP $x((r, eip, f, m) : \text{x86_state}) = (r, x, f, m) : \text{x86_state}$

XWRITE_EFLAG $i\ x((r, eip, f, m) : \text{x86_state}) = (r, eip, (i = +x)f, m) : \text{x86_state}$

XWRITE_MEM $i\ x((r, eip, f, m) : \text{x86_state}) = (r, eip, f, (i = +x)m) : \text{x86_state}$

XREAD_MEM_BYTES $n\ a\ s =$
if $n = 0$ **then** [] **else** XREAD_MEM $a\ s \in \text{XREAD_MEM_BYTES}(n - 1)(a + 1w)s$

type_abbrev M : x86_state → ('a#x86_state) option

(constT_seq : 'a → 'a M)x = $\lambda y.\text{SOME } (x, y)$

(addT_seq : 'a → 'b M → ('a#'b)M)x s =
 $\lambda y.\text{case } s\ y \text{ of } \text{NONE} \rightarrow \text{NONE} \parallel \text{SOME } (z, t) \rightarrow \text{SOME } ((x, z), t)$

(lockT_seq : 'a M → 'a M)s = s

(failureT_seq : 'a M) = $\lambda y.\text{NONE}$

(seqT_seq : 'a M → ('a → 'b M) → 'b M)s f =
 $\lambda y.\text{case } s\ y \text{ of } \text{NONE} \rightarrow \text{NONE} \parallel \text{SOME } (z, t) \rightarrow f\ z\ t$

(parT_seq : 'a M → 'b M → ('a#'b)M)s t =
 $\lambda y.\text{case } s\ y \text{ of } \text{NONE} \rightarrow \text{NONE} \parallel \text{SOME } (a, z) \rightarrow$
 $\text{case } t\ z \text{ of } \text{NONE} \rightarrow \text{NONE} \parallel \text{SOME } (b, x) \rightarrow \text{SOME } ((a, b), x)$

```

(parT_unit_seq : unit M → unit M → unit M)s t =
 $\lambda y.\text{case } s\ y\ \text{of}\ \text{NONE} \rightarrow \text{NONE} \parallel \text{SOME } (a, z) \rightarrow$ 
 $\quad \text{case } t\ z\ \text{of}\ \text{NONE} \rightarrow \text{NONE} \parallel \text{SOME } (b, x) \rightarrow \text{SOME } (((), x)$ 

(write_reg_seq ii r x) : unit M =
 $\lambda s.\text{SOME } (((), \text{XWRITE\_REG } r\ x\ s))$ 

(read_reg_seq ii r) : Ximm M =
 $\lambda s.\text{SOME } (\text{XREAD\_REG } r\ s, s)$ 

(write_eflag_seq ii f x) : unit M =
 $(\lambda s.\text{SOME } (((), \text{XWRITE\_EFLAG } f\ x\ s)))$ 

(read_eflag_seq ii f) : bool M =
 $(\lambda s.\text{case } \text{XREAD\_EFLAG } f\ s\ \text{of}\ \text{NONE} \rightarrow \text{NONE} \parallel \text{SOME } b \rightarrow \text{SOME } (b, s))$ 

(write_eip_seq ii x) : unit M =
 $\lambda s.\text{SOME } (((), \text{XWRITE\_EIP } x\ s))$ 

(read_eip_seq ii) : Ximm M =
 $\lambda s.\text{SOME } (\text{XREAD\_EIP } s, s)$ 

(write_mem_seq ii a x) : unit M =
 $(\lambda s.\text{case } \text{XREAD\_MEM } a\ s\ \text{of}\ \text{NONE} \rightarrow \text{NONE} \parallel \text{SOME } y \rightarrow \text{SOME } (((), \text{XWRITE\_MEM } a(\text{SOME } x)s))$ 

(read_mem_seq ii a) : word8 M =
 $(\lambda s.\text{case } \text{XREAD\_MEM } a\ s\ \text{of}\ \text{NONE} \rightarrow \text{NONE} \parallel \text{SOME } x \rightarrow \text{SOME } (x, s))$ 

(read_m32_seq ii a) : Ximm M =
 $\text{seqT\_seq}(\text{parT\_seq}(\text{read\_mem\_seq } ii(a + 0w))(\text{parT\_seq}(\text{read\_mem\_seq } ii(a + 1w))$ 
 $\quad (\text{parT\_seq}(\text{read\_mem\_seq } ii(a + 2w))(\text{read\_mem\_seq } ii(a + 3w))))))$ 
 $(\lambda(x0, x1, x2, x3).\text{constT\_seq}(\text{bytes2word}[x0; x1; x2; x3]))$ 

(write_m32_seq ii a w) : unit M =
 $(\text{let } bs = \text{word2bytes } 4\ w\ \text{in}$ 
 $\quad \text{parT\_unit\_seq}(\text{write\_mem\_seq } ii(a + 0w)(\text{EL } 0\ bs))(\text{parT\_unit\_seq}(\text{write\_mem\_seq } ii(a + 1w)(\text{EL } 1\ bs))$ 
 $\quad (\text{parT\_unit\_seq}(\text{write\_mem\_seq } ii(a + 2w)(\text{EL } 2\ bs))(\text{write\_mem\_seq } ii(a + 3w)(\text{EL } 3\ bs))))))$ 

(constT : 'a → 'a M) = constT_seq

(addT : 'a → 'b M → ('a #' b)M) = addT_seq

```

$$(\text{lockT} : \text{unit } M \rightarrow \text{unit } M) = \text{lockT_seq}$$

$$(\text{failureT} : \text{unit } M) = \text{failureT_seq}$$

$$(\text{seqT} : 'a M \rightarrow (('a \rightarrow 'b M) \rightarrow 'b M)) = \text{seqT_seq}$$

$$(\text{parT} : 'a M \rightarrow 'b M \rightarrow ('a \# 'b)M) = \text{parT_seq}$$

$$(\text{parT_unit} : \text{unit } M \rightarrow \text{unit } M \rightarrow \text{unit } M) = \text{parT_unit_seq}$$

$$(\text{write_reg} : iid \rightarrow Xreg \rightarrow Ximm \rightarrow \text{unit } M) = \text{write_reg_seq}$$

$$(\text{read_reg} : iid \rightarrow Xreg \rightarrow Ximm M) = \text{read_reg_seq}$$

$$(\text{write_eip} : iid \rightarrow Ximm \rightarrow \text{unit } M) = \text{write_eip_seq}$$

$$(\text{read_eip} : iid \rightarrow Ximm M) = \text{read_eip_seq}$$

$$(\text{write_eflag} : iid \rightarrow Xeflags \rightarrow \text{bool option} \rightarrow \text{unit } M) = \text{write_eflag_seq}$$

$$(\text{read_eflag} : iid \rightarrow Xeflags \rightarrow \text{bool } M) = \text{read_eflag_seq}$$

$$(\text{write_m32} : iid \rightarrow Ximm \rightarrow Ximm \rightarrow \text{unit } M) = \text{write_m32_seq}$$

$$(\text{read_m32} : iid \rightarrow Ximm \rightarrow Ximm M) = \text{read_m32_seq}$$

$$\text{option_apply } x f = \text{if } x = \text{NONE} \text{ then } \text{NONE} \text{ else } f(\text{the } x)$$

Part VII

x86_event_monad

```
type_abbrev M : eiid_state → ((eiid_state#'a#event_structure)set)
```

```
event_structure_empty =⟨ procs :={}; events :={}; intra_causality :={}; atomicity :={}⟩
```

```
event_structure_lock es =⟨ procs := es.procs; events := es.events; intra_causality := es.intra_causality; atomicity := if
```

```
event_structure_union es1 es2 =
⟨ procs := es1.procs ∪ es2.procs;
  events := es1.events ∪ es2.events;
  intra_causality := es1.intra_causality ∪ es2.intra_causality;
  atomicity := es1.atomicity ∪ es2.atomicity⟩
```

```
event_structure_bigunion(ess : event_structure set) =
⟨ procs := bigunion{es.procs | es ∈ ess};
  events := bigunion{es.events | es ∈ ess};
  intra_causality := bigunion{es.intra_causality | es ∈ ess};
  atomicity := bigunion{es.atomicity | es ∈ ess}⟩
```

```
event_structure_seq_union es1 es2 =
⟨ procs := es1.procs ∪ es2.procs;
  events := es1.events ∪ es2.events;
  intra_causality := es1.intra_causality
    ∪ es2.intra_causality
    ∪ {(e1, e2)
      | e1 ∈ (maximal_elements es1.events es1.intra_causality)
      ∧ e2 ∈ (minimal_elements es2.events es2.intra_causality)};
  atomicity := es1.atomicity ∪ es2.atomicity⟩
```

```
(mapT_ev : ('a → 'b) → 'a M → 'b M)f s =
```

```
λeiid_next : eiid_state.
```

```
let t = s eiid_next in
  {(eiid_next', f x, es)
   | (eiid_next', x, es) ∈ t}
```

```
(choiceT_ev : 'a M → 'a M → 'a M)s s' =
```

```
λeiid_next : eiid_state.s eiid_next ∪ s' eiid_next
```

```
(constT_ev : 'a → 'a M)x = λeiid_next.{(eiid_next, x, event_structure_empty)}
```

```
(discardT_ev : 'a M → unit M)s =
```

```
λeiid_next.let (t : (eiid_state#'a#event_structure)set) = s eiid_next in
  image(λ(eiid_next', v, es).(eiid_next', (), es))t
```

```
(addT_ev : 'a → 'b M → ('a#'b)M)x s =
λeiid_next.let (t : (eiid_state#'a#event_structure)set) = s eiid_next in
  image(λ(eiid_next', v, es).(eiid_next', (x, v), es))t
```

```
(lockT_ev : 'a M → 'a M)s =
λeiid_next.let (t : (eiid_state#'a#event_structure)set) = s eiid_next in
  image(λ(eiid_next', v, es).(eiid_next', v, event_structure_lock es))t
```

```
(failureT_ev : 'a M) = λeiid_next.{}
```

```
(seqT_ev : 'a M → ('a → 'b M) → 'b M)s f =
λeiid_next : eiid_state.
let t = s eiid_next in
  bigunion{let t' = f x eiid_next' in
    {(eiid_next'', x', event_structure_seq_union es es')
     | (eiid_next'', x', es') ∈ t'}
    | (eiid_next', x, es) ∈ t}
```

```
(parT_ev : 'a M → 'b M → ('a#'b)M)s s' =
λeiid_next : eiid_state.
let t = s eiid_next in
  bigunion{let t' = s' eiid_next' in
    {(eiid_next'', (x, x'), event_structure_union es es')
     | (eiid_next'', x', es') ∈ t'}
    | (eiid_next', x, es) ∈ t}
```

```
(parT_unit_ev : unit M → unit M → unit M)s s' =
λeiid_next : eiid_state.
let t = s eiid_next in
  bigunion{let t' = s' eiid_next' in
    {(eiid_next'', (), event_structure_union es es')
     | (eiid_next'', (), es') ∈ t'}
    | (eiid_next', (), es) ∈ t}
```

```
(write_location_ev ii l x) : unit M =
λeiid_next.{(eiid_next',
  (),
  { procs := {ii.proc};
    events := {[]} eid := eiid';
      iid := ii;
      action := ACCESS W l x;};
    intra_causality := {};
    atomicity := {}}) | (eiid', eiid_next') ∈ next_eiid eiid_next}
```

```
(read_location_ev ii l) : value M =
 $\lambda eiid\_next. \{ (eiid\_next',$ 
 $x,$ 
 $\{ procs := \{ ii.proc \};$ 
 $events := \{ \{ eiid := eiid';$ 
 $iid := ii;$ 
 $action := ACCESS R l x \} \};$ 
 $intra\_causality := \{ \};$ 
 $atomicity := \{ \} \})$ 
 $| x \in UNIV \wedge (eiid', eiid\_next') \in next\_eiid\ eiid\_next \}$ 
```

```
(write_reg_ev ii r x) : unit M =
write_location_ev ii(LOCATION_REG ii.proc(REG32 r))x
```

```
(read_reg_ev ii r) : value M =
read_location_ev ii(LOCATION_REG ii.proc(REG32 r))
```

```
(write_eip_ev ii x) : unit M =
write_location_ev ii(LOCATION_REG ii.proc REGEIP)x
```

```
(read_eip_ev ii) : value M =
read_location_ev ii(LOCATION_REG ii.proc REGEIP)
```

```
(write_eflag_ev ii f bo) : unit M =
case bo of
SOME b  $\rightarrow$ 
(write_location_ev ii(LOCATION_REG ii.proc(REG1 f))(if b then 1w else 0w))
 $\parallel$  NONE  $\rightarrow$ 
choiceT_ev
  (write_location_ev ii(LOCATION_REG ii.proc(REG1 f)))0w)
  (write_location_ev ii(LOCATION_REG ii.proc(REG1 f)))1w)
```

```
(read_eflag_ev ii f) : bool M =
mapT_ev( $\lambda x. (x = 0w)$ )
(read_location_ev ii(LOCATION_REG ii.proc(REG1 f)))
```

aligned32 *a* = ((*a*&&3w) = 0w)

```
(write_m32_ev ii a x) : unit M =
if aligned32 a then
  write_location_ev ii(LOCATION_MEM a)x
else
  failureT_ev
```

```
(read_m32_ev ii a) : Ximm M =
if aligned32 a then
  read_location_ev ii(LOCATION_MEM a)
else
  failureT_ev
```

$$(\text{constT} : 'a \rightarrow 'a M) = \text{constT_ev}$$

$$(\text{addT} : 'a \rightarrow 'b M \rightarrow ('a \# 'b)M) = \text{addT_ev}$$

$$(\text{lockT} : \text{unit } M \rightarrow \text{unit } M) = \text{lockT_ev}$$

$$(\text{failureT} : \text{unit } M) = \text{failureT_ev}$$

$$(\text{seqT} : 'a M \rightarrow (('a \rightarrow 'b M) \rightarrow 'b M)) = \text{seqT_ev}$$

$$(\text{parT} : 'a M \rightarrow 'b M \rightarrow ('a \# 'b)M) = \text{parT_ev}$$

$$(\text{parT_unit} : \text{unit } M \rightarrow \text{unit } M \rightarrow \text{unit } M) = \text{parT_unit_ev}$$

$$(\text{write_reg} : iid \rightarrow Xreg \rightarrow Ximm \rightarrow \text{unit } M) = \text{write_reg_ev}$$

$$(\text{read_reg} : iid \rightarrow Xreg \rightarrow Ximm M) = \text{read_reg_ev}$$

$$(\text{write_eip} : iid \rightarrow Ximm \rightarrow \text{unit } M) = \text{write_eip_ev}$$

$$(\text{read_eip} : iid \rightarrow Ximm M) = \text{read_eip_ev}$$

$$(\text{write_eflag} : iid \rightarrow Xeflags \rightarrow \text{bool option} \rightarrow \text{unit } M) = \text{write_eflag_ev}$$

$$(\text{read_eflag} : iid \rightarrow Xeflags \rightarrow \text{bool } M) = \text{read_eflag_ev}$$

$$(\text{write_m32} : iid \rightarrow Ximm \rightarrow Ximm \rightarrow \text{unit } M) = \text{write_m32_ev}$$

$$(\text{read_m32} : iid \rightarrow Ximm \rightarrow Ximm M) = \text{read_m32_ev}$$

Part VIII

x86_opsem

$$\text{ea_Xr}(r : \text{Xreg}) = \text{constT}(\text{XEA_R } r)$$

$$\text{ea_Xi}(i : \text{Ximm}) = \text{constT}(\text{XEA_I } i)$$

$$(\text{ea_Xrm_base } ii \text{ NONE} = \text{constT } 0w) \wedge \\ (\text{ea_Xrm_base } ii(\text{SOME } r) = \text{read_reg } ii r)$$

$$(\text{ea_Xrm_index } ii \text{ NONE} = \text{constT}(0w : \text{Ximm})) \wedge \\ (\text{ea_Xrm_index } ii(\text{SOME } (s : \text{word2}, r)) = \\ \text{seqT}(\text{read_reg } ii r)(\lambda idx. \text{constT}(\text{n2w}(2 ** \text{w2n } s) * idx)))$$

$$(\text{ea_Xrm } ii(\text{XR } r) = \text{ea_Xr } r) \wedge \\ (\text{ea_Xrm } ii(\text{XM } i b d) = \\ \text{seqT} \\ (\text{parT}(\text{ea_Xrm_index } ii i)(\text{ea_Xrm_base } ii b)) \\ (\lambda(idx, b). \text{constT}(\text{XEA_M}(idx + b + d))))$$

$$(\text{ea_Xdest } ii(\text{XRM_I } rm i) = \text{ea_Xrm } ii rm) \wedge \\ (\text{ea_Xdest } ii(\text{XRM_R } rm r) = \text{ea_Xrm } ii rm) \wedge \\ (\text{ea_Xdest } ii(\text{XR_RM } r rm) = \text{ea_Xr } r)$$

$$(\text{ea_Xsrc } ii(\text{XRM_I } rm i) = \text{ea_Xi } i) \wedge \\ (\text{ea_Xsrc } ii(\text{XRM_R } rm r) = \text{ea_Xr } r) \wedge \\ (\text{ea_Xsrc } ii(\text{XR_RM } r rm) = \text{ea_Xrm } ii rm)$$

$$(\text{ea_Ximm_rm } ii(\text{XL_RM } rm) = \text{ea_Xrm } ii rm) \wedge \\ (\text{ea_Ximm_rm } ii(\text{XI } i) = \text{ea_Xi } i)$$

$$(\text{read_ea } ii(\text{XEA_I } i) = \text{constT } i) \wedge \\ (\text{read_ea } ii(\text{XEA_R } r) = \text{read_reg } ii r) \wedge \\ (\text{read_ea } ii(\text{XEA_M } a) = \text{read_m32 } ii a)$$

$$\text{read_src_ea } ii ds = \text{seqT}(\text{ea_Xsrc } ii ds)(\lambda ea. \text{addT } ea(\text{read_ea } ii ea))$$

$$\text{read_dest_ea } ii ds = \text{seqT}(\text{ea_Xdest } ii ds)(\lambda ea. \text{addT } ea(\text{read_ea } ii ea))$$

$$(\text{write_ea } ii(\text{XEA_I } i)x = \text{failureT}) \wedge (* \text{ one cannot store into a constant } *) \\ (\text{write_ea } ii(\text{XEA_R } r)x = \text{write_reg } ii r x) \wedge \\ (\text{write_ea } ii(\text{XEA_M } a)x = \text{write_m32 } ii a x)$$

$$(\text{jump_to_ea } ii eip(\text{XEA_I } i) = \text{write_eip } ii(eip + i)) \wedge \\ (\text{jump_to_ea } ii eip(\text{XEA_R } r) = \text{seqT}(\text{read_reg } ii r)(\text{write_eip } ii)) \wedge \\ (\text{jump_to_ea } ii eip(\text{XEA_M } a) = \text{seqT}(\text{read_m32 } ii a)(\text{write_eip } ii))$$

(call_dest_from_ea ii $eip(\text{XEA_I } i) = \text{constT}(eip + i)$) \wedge
 (call_dest_from_ea ii $eip(\text{XEA_R } r) = \text{read_reg } ii\ r)$) \wedge
 (call_dest_from_ea ii $eip(\text{XEA_M } a) = \text{read_m32 } ii\ a$)

(get_ea_address(XEA_I i) = $0w$) \wedge
 (get_ea_address(XEA_R r) = $0w$) \wedge
 (get_ea_address(XEA_M a) = a)

bump_eip $ii\ len\ rest =$
 $\text{parT_unit } rest(\text{seqT}(\text{read_eip } ii)(\lambda x. \text{write_eip } ii(x + len)))$

byte_parity = EVEN o length o filter I o n2bits 8 o w2n

write_PF $ii\ w = \text{write_eflag } ii\ \text{X_PF}(\text{SOME } (\text{byte_parity } w))$

write_ZF $ii\ w = \text{write_eflag } ii\ \text{X_ZF}(\text{SOME } (w = 0w))$

write_SF $ii\ w = \text{write_eflag } ii\ \text{X_SF}(\text{SOME } (\text{word_msb } w))$

write_logical_eflags $ii\ w =$
 $\text{parT_unit}(\text{write_PF } ii\ w)$
 $(\text{parT_unit}(\text{write_ZF } ii\ w))$
 $(\text{parT_unit}(\text{write_SF } ii\ w))$
 $(\text{parT_unit}(\text{write_eflag } ii\ \text{X_OF}(\text{SOME } \mathbf{F})))$
 $(\text{parT_unit}(\text{write_eflag } ii\ \text{X_CF}(\text{SOME } \mathbf{F})))$
 $(\text{write_eflag } ii\ \text{X_AF NONE}))))$

write_arith_eflags_except_CF $ii\ w =$
 $\text{parT_unit}(\text{write_PF } ii\ w)$
 $(\text{parT_unit}(\text{write_ZF } ii\ w))$
 $(\text{parT_unit}(\text{write_SF } ii\ w))$
 $(\text{parT_unit}(\text{write_eflag } ii\ \text{X_OF NONE}))$
 $(\text{write_eflag } ii\ \text{X_AF NONE}))))$

write_arith_eflags $ii(w, c) =$
 $\text{parT_unit}(\text{write_eflag } ii\ \text{X_CF}(\text{SOME } c))(\text{write_arith_eflags_except_CF } ii\ w)$

erase_eflags $ii =$
 $\text{parT_unit}(\text{write_eflag } ii\ \text{X_PF NONE})$
 $(\text{parT_unit}(\text{write_eflag } ii\ \text{X_ZF NONE}))$
 $(\text{parT_unit}(\text{write_eflag } ii\ \text{X_SF NONE}))$
 $(\text{parT_unit}(\text{write_eflag } ii\ \text{X_OF NONE}))$
 $(\text{parT_unit}(\text{write_eflag } ii\ \text{X_CF NONE}))$
 $(\text{write_eflag } ii\ \text{X_AF NONE}))))$

$$\text{add_with_carry_out}(x : \text{Ximm})y = (x + y, 2 * *32 \leq \mathbf{w2n} x + \mathbf{w2n} y)$$

$$\text{sub_with_borrow_out}(x : \text{Ximm})y = (x - y, x < +y)$$

$$\text{write_arith_result } ii(w, c)ea = \text{parT_unit}(\text{write_arith_eflags } ii(w, c))(\text{write_ea } ii ea w)$$

$$\begin{aligned} \text{write_arith_result_no_CF } ii w ea = \\ (\text{parT_unit}(\text{write_arith_eflags_except_CF } ii w))(\text{write_ea } ii ea w)) \end{aligned}$$

$$\text{write_arith_result_no_write } ii(w, c) = (\text{write_arith_eflags } ii(w, c))$$

$$\text{write_logical_result } ii w ea = (\text{parT_unit}(\text{write_logical_eflags } ii w))(\text{write_ea } ii ea w))$$

$$\text{write_logical_result_no_write } ii w = (\text{write_logical_eflags } ii w)$$

$$\text{write_result_erase_eflags } ii w ea = (\text{parT_unit}(\text{erase_eflags } ii))(\text{write_ea } ii ea w))$$

$$\begin{aligned} \text{write_binop } ii \text{ XADD } x y ea = (\text{write_arith_result } ii(\text{add_with_carry_out } x y)ea)) \wedge \\ (\text{write_binop } ii \text{ XSUB } x y ea = (\text{write_arith_result } ii(\text{sub_with_borrow_out } x y)ea)) \wedge \\ (\text{write_binop } ii \text{ XCMP } x y ea = (\text{write_arith_result_no_write } ii(\text{sub_with_borrow_out } x y))) \wedge \\ (\text{write_binop } ii \text{ XTEST } x y ea = (\text{write_logical_result_no_write } ii(x\&\&y))) \wedge \\ (\text{write_binop } ii \text{ XAND } x y ea = (\text{write_logical_result } ii(x\&\&y)ea)) \wedge \\ (\text{write_binop } ii \text{ XXOR } x y ea = (\text{write_logical_result } ii(x??y)ea)) \wedge \\ (\text{write_binop } ii \text{ XOR } x y ea = (\text{write_logical_result } ii(x!!y)ea)) \wedge \\ (\text{write_binop } ii \text{ XSHL } x y ea = (\text{write_result_erase_eflags } ii(x \ll \mathbf{w2n} y)ea)) \wedge \\ (\text{write_binop } ii \text{ XSHR } x y ea = (\text{write_result_erase_eflags } ii(x \gg \mathbf{w2n} y)ea)) \wedge \\ (\text{write_binop } ii \text{ XSAR } x y ea = (\text{write_result_erase_eflags } ii(x \ggg \mathbf{w2n} y)ea)) \end{aligned}$$

$$\begin{aligned} \text{write_monop } ii \text{ XNOT } x ea = \text{write_ea } ii ea(\neg x) \wedge \\ (\text{write_monop } ii \text{ XDEC } x ea = \text{write_arith_result_no_CF } ii(x - 1w)ea) \wedge \\ (\text{write_monop } ii \text{ XINC } x ea = \text{write_arith_result_no_CF } ii(x + 1w)ea) \wedge \\ (\text{write_monop } ii \text{ XNEG } x ea = \\ \text{parT_unit}(\text{write_arith_result_no_CF } ii(0w - x)ea) \\ (\text{write_eflag } ii \text{ X_CF } \text{NONE})) \end{aligned}$$

$$\begin{aligned} \text{read_cond } ii \text{ X_ALWAYS} = \text{constT T} \wedge \\ (\text{read_cond } ii \text{ X_E} = \text{read_eflag } ii \text{ X_ZF}) \wedge \\ (\text{read_cond } ii \text{ X_NE} = \text{seqT}(\text{read_eflag } ii \text{ X_ZF})(\lambda b. \text{constT}(\neg b))) \end{aligned}$$

$$\begin{aligned} \text{x86_exec_pop } ii rm = \\ \text{seqT}(\text{seqT}(\text{read_reg } ii \text{ ESP})(\lambda esp. \text{addT } esp(\text{write_reg } ii \text{ ESP}(esp + 4w)))) \\ (\lambda (old_esp, x). \text{seqT}(\text{parT}(ea_Xrm } ii rm)(\text{read_m32 } ii old_esp)) \\ (\lambda (ea, w). \text{write_ea } ii ea w)) \end{aligned}$$

```

x86_exec_push ii imm_rm =
(seqT
  (parT(seqT(ea_Ximm_rm ii imm_rm)( $\lambda ea.$  read_ea ii ea))
   (seqT(read_reg ii ESP)( $\lambda w.$  constT( $w - 4w$ ))))
  ( $\lambda(w, esp).$  parT_unit(write_m32 ii esp w)(write_reg ii ESP esp)))

x86_exec_popad ii =
seqT(read_reg ii ESP)( $\lambda original\_esp.$ 
  parT_unit(write_reg ii ESP(original_esp + 32w))(
  parT_unit(seqT(read_m32 ii(original_esp))( $\lambda x.$  write_reg ii EDI x))(  

    parT_unit(seqT(read_m32 ii(original_esp + 4w))( $\lambda x.$  write_reg ii ESI x))(  

      parT_unit(seqT(read_m32 ii(original_esp + 8w))( $\lambda x.$  write_reg ii EBP x))(  

        (* The next 4 bytes of stack (containing saved value of ESP) are skipped*)
        parT_unit(seqT(read_m32 ii(original_esp + 16w))( $\lambda x.$  write_reg ii EBX x))(  

          parT_unit(seqT(read_m32 ii(original_esp + 20w))( $\lambda x.$  write_reg ii EDX x))(  

            parT_unit(seqT(read_m32 ii(original_esp + 24w))( $\lambda x.$  write_reg ii ECX x))(  

              seqT(read_m32 ii(original_esp + 28w))( $\lambda x.$  write_reg ii EAX x))))))))))

x86_exec_pushad ii =
seqT(read_reg ii ESP)( $\lambda original\_esp.$ 
  parT_unit(write_reg ii ESP(original_esp - 32w))(
  parT_unit(seqT(read_reg ii EAX)( $\lambda w.$  write_m32 ii(original_esp - 4w)w))(  

    parT_unit(seqT(read_reg ii ECX)( $\lambda w.$  write_m32 ii(original_esp - 8w)w))(  

      parT_unit(seqT(read_reg ii EDX)( $\lambda w.$  write_m32 ii(original_esp - 12w)w))(  

        parT_unit(seqT(read_reg ii EBX)( $\lambda w.$  write_m32 ii(original_esp - 16w)w))(  

          parT_unit(write_m32 ii(original_esp - 20w)original_esp)(  

            parT_unit(seqT(read_reg ii EBP)( $\lambda w.$  write_m32 ii(original_esp - 24w)w))(  

              parT_unit(seqT(read_reg ii ESI)( $\lambda w.$  write_m32 ii(original_esp - 28w)w))(  

                seqT(read_reg ii EDI)( $\lambda w.$  write_m32 ii(original_esp - 32w)w))))))))))

x86_exec_pop_eip ii =
seqT(seqT(read_reg ii ESP)( $\lambda esp.$  addT esp(write_reg ii ESP(esp + 4w))))
  ( $\lambda(old\_esp, x).$  seqT(read_m32 ii old_esp)
   ( $\lambda w.$  write_eip ii w))

x86_exec_push_eip ii =
(seqT
  (parT(read_eip ii)
   (seqT(read_reg ii ESP)( $\lambda w.$  constT( $w - 4w$ ))))
  ( $\lambda(w, esp).$  parT_unit(write_m32 ii esp w)(write_reg ii ESP esp)))

x86_exec_call ii imm_rm len =
seqT(parT(read_reg ii ESP)
  (parT(read_eip ii)
   (ea_Ximm_rm ii imm_rm)))( $\lambda (old\_esp, (old\_eip, ea)).$ 
let bumped_eip = old_eip + len in

```

```

seqT(call_dest_from_ea ii bumped_eip ea)( $\lambda destw.$ 
  (parT_unit(write_m32 ii old_esp bumped_eip)
   (parT_unit(write_reg ii ESP(old_esp - 4w))
    (write_eip ii destw)))))

x86_exec_ret ii imm =
seqT(read_reg ii ESP)( $\lambda old\_esp.$ 
  seqT(addT old_esp(read_m32 ii old_esp))( $\lambda (old\_esp, retw).$ 
    parT_unit(write_reg ii ESP(old_esp + imm + 4w))
     (write_eip ii retw)))))

(x86_exec ii (XBINOP binop_name ds) len = bump_eip ii len
(seqT
  (parT(read_src_ea ii ds)(read_dest_ea ii ds))
  ( $\lambda ((ea\_src, val\_src), (ea\_dest, val\_dest)).$ 
   write_binop ii binop_name val_dest val_src ea_dest)))  $\wedge$ 
(x86_exec ii (XMONOP monop_name rm) len = bump_eip ii len
(seqT
  (seqT(ea_Xrm ii rm)( $\lambda ea.$  addT ea(read_ea ii ea)))
  ( $\lambda (ea\_dest, val\_dest).$ 
   write_monop ii monop_name val_dest ea_dest)))  $\wedge$ 
(x86_exec ii (XXADD rm r) len = bump_eip ii len
(seqT
  (parT(seqT(ea_Xrm ii rm)( $\lambda ea.$  addT ea(read_ea ii ea)))
   (parT(constT(XEA_R r))(read_reg ii r)))
  ( $\lambda ((ea\_dest, val\_dest), (ea\_src, val\_src)).$ 
   seqT(write_ea ii ea_src val_dest)
    ( $\lambda x.$  write_binop ii XADD val_src val_dest ea_dest))))  $\wedge$ 
(x86_exec ii (XXCHG rm r) len =
(if rm_is_memory_access rm then lockT else I)
(bump_eip ii len
(if rm = (XR r) then constT() else
  (seqT
    (parT(seqT(ea_Xrm ii rm)( $\lambda ea.$  addT ea(read_ea ii ea)))
     (parT(constT(XEA_R r))(read_reg ii r)))
    ( $\lambda ((ea\_dest, val\_dest), (ea\_src, val\_src)).$ 
     (parT_unit(write_ea ii ea_src val_dest)
      (write_ea ii ea_dest val_src)))))))  $\wedge$ 
(x86_exec ii (XCMPXCHG rm r) len = bump_eip ii len
(seqT
  (parT(seqT(ea_Xrm ii rm)( $\lambda ea.$  addT ea(read_ea ii ea)))
   (read_reg ii EAX)
  ( $\lambda ((dest\_ea, dest\_val), acc).$ 
   parT_unit(write_binop ii XCMP acc dest_val(XEA_R EAX))
    (if acc = dest_val then
      seqT(read_reg ii r)( $\lambda src\_val.$  write_ea ii dest_ea src_val)
    else
      write_reg ii EAX dest_val))))  $\wedge$ 

```

```

(x86_exec ii(XPOP rm)len = bump_eip ii len(x86_exec_pop ii rm)) ∧
(x86_exec ii(XPUSH imm_rm)len = bump_eip ii len(x86_exec_push ii imm_rm)) ∧
(x86_exec ii(XCALL imm_rm)len = x86_exec_call ii imm_rm len) ∧
(x86_exec ii(XRET imm)len = x86_exec_ret ii imm) ∧
(x86_exec ii(XLEA ds)len = bump_eip ii len
(seqT
  ((parT(ea_Xsrc ii ds)(ea_Xdest ii ds)))
    ( $\lambda$ (ea_src, ea_dest).
      write_ea ii ea_dest(get_ea_address ea_src))) ∧
(x86_exec ii(XMOV c ds)len = bump_eip ii len
(seqT
  ((parT(read_src_ea ii ds)
    (part(read_cond ii c)(ea_Xdest ii ds))))
    ( $\lambda$ ((ea_src, val_src), (g, ea_dest)).
      if g then write_ea ii ea_dest val_src else constT())))
) ∧
(x86_exec ii(XJUMP c imm)len =
seqT
  (parT(read_eip ii)
    parT(read_cond ii c)
      ( $\lambda$ (eip, g). write_eip ii(if g then eip + len + imm else eip + len))) ∧
(x86_exec ii(XLOOP c imm)len =
seqT(parT(read_eip ii)
  parT(read_cond ii c)
    (seqT(read_reg ii ECX)( $\lambda$ ecx. constT(ecx - 1w)))) ∧
  ( $\lambda$ (eip, guard, new_ecx).
    parT_unit(write_reg ii ECX new_ecx)
      (write_eip ii
        (if  $\neg$ (new_ecx = 0w) ∧ guard
          then eip + len + imm else eip + len))) ∧
(x86_exec ii(XPUSHAD)len = bump_eip ii len(  

  x86_exec_pushad ii)) ∧
(x86_exec ii(XPOPAD)len = bump_eip ii len(  

  x86_exec_popad ii))

(x86_execute ii(XPREFIX XG1_NONE g2 i)len = x86_exec ii i len) ∧
(x86_execute ii(XPREFIX XLOCK g2 i)len = lockT(x86_exec ii i len))

```

Part IX

x86_decoder

```
(STR_SPACE_AUX n“”) ∧
(STR_SPACE_AUX n(STRING c s) =
if n = 0 then STRING#“ ”(STRING c(STR_SPACE_AUX 1 s))
else STRING c(STR_SPACE_AUX(n - 1)s))
```

```
bytebits = hex2bits o STR_SPACE_AUX 2
```

```
check_opcode s =
let y = (n2bits 3 o char2num o hd o TL o explode)s in
assert(λg.g“Reg/Opcode” = y)
```

```
read_SIB =
assign_drop“Base”3 ≫ assign_drop“Index”3 ≫ assign_drop“Scale”2 ≫
option_try[
assert(λg.(g“Mod” = [F; F]) ∧ (g“Base” = [T; F; T])) ≫ assign_drop“disp32”32;
assert(λg.(g“Mod” = [F; F]) ∧ ¬(g“Base” = [T; F; T]));
assert(λg.(g“Mod” = [T; F])) ≫ assign_drop“disp8”8;
assert(λg.(g“Mod” = [F; T])) ≫ assign_drop“disp32”32]
```

```
read_ModRM =
assign_drop“R/M”3 ≫ assign_drop“Reg/Opcode”3 ≫ assign_drop“Mod”2 ≫
option_try[
assert(λg.(g“Mod” = [T; T]));
assert(λg.(g“Mod” = [F; F]) ∧ ¬(g“R/M” = [F; F; T]) ∧ ¬(g“R/M” = [T; F; T]));
assert(λg.(g“Mod” = [F; F]) ∧ (g“R/M” = [T; F; T])) ≫ assign_drop“disp32”32;
assert(λg.(g“Mod” = [T; F]) ∧ ¬(g“R/M” = [F; F; T])) ≫ assign_drop“disp8”8;
assert(λg.(g“Mod” = [F; T]) ∧ ¬(g“R/M” = [F; F; T])) ≫ assign_drop“disp32”32;
assert(λg.¬(g“Mod” = [T; T]) ∧ (g“R/M” = [F; F; T])) ≫ read_SIB]
```

```
is_hex_add x = ((implode o DROP 2 o explode)x = “+rd”)
```

```
process_hex_add name =
let n = (hex2num o implode o TAKE 2 o explode)name in
option_try[drop_eq(n2bits 8(n + 0)) ≫ assign“reg”(n2bits 3 0);
drop_eq(n2bits 8(n + 1)) ≫ assign“reg”(n2bits 3 1);
drop_eq(n2bits 8(n + 2)) ≫ assign“reg”(n2bits 3 2);
drop_eq(n2bits 8(n + 3)) ≫ assign“reg”(n2bits 3 3);
drop_eq(n2bits 8(n + 4)) ≫ assign“reg”(n2bits 3 4);
drop_eq(n2bits 8(n + 5)) ≫ assign“reg”(n2bits 3 5);
drop_eq(n2bits 8(n + 6)) ≫ assign“reg”(n2bits 3 6);
drop_eq(n2bits 8(n + 7)) ≫ assign“reg”(n2bits 3 7)]
```

```

x86_match_step name =
if is_hex name ∧ (STRLEN name = 2) then (* opcode e.g. FE, 83 and 04 *)
drop_eq(n2bits 8(hex2num name))
else if is_hex_add name then (* opcode + rd, e.g. F8+rd *)
process_hex_add name
else if name = "1" then (* constant 1 *)
assign_drop name 0
else if mem name ["ib"; "cb"; "rel8"; "imm8"] then (* 8-bit immediate or address *)
assign_drop name 8
else if mem name ["iw"; "cw"; "imm16"] then (* 16-bit immediate or address *)
assign_drop name 16
else if mem name ["id"; "cd"; "rel32"; "imm32"] then (* 32-bit immediate or address *)
assign_drop name 32
else if name = "/r" then (* normal reg + reg/mem *)
read_ModRM
else if mem name [/0; /1; /2; /3; /4; /5; /6; /7] then (* opcode extension in ModRM *)
read_ModRM ≫ check_opcode name
else
option_fail

x86_binop =
[("ADD", XADD); ("AND", XAND); ("CMP", XCMP); ("OR", XOR); ("SAR", XSAR); ("SHR", XSHR); ("SHL", XSHL); ("SU
x86_monop =
[("DEC", XDEC); ("INC", XINC); ("NOT", XNOT); ("NEG", XNEG)]


b2reg g name = (EL(bits2num(g name))[EAX; ECX; EDX; EBX; ESP; EBP; ESI; EDI]) : Xreg

decode_Xr32 g name =
if name = "EAX" then EAX else
if g"reg" = [] then b2reg g"Reg/Opcode" else b2reg g"reg"

decode_SIB g =
let scaled_index = (if g"Index" = [F; F; T] then NONE else SOME (b2w g"Scale", b2reg g"Index")) in
if g"Base" = [T; F; T] then (* the special case indicated by "[" *)  

  if g"Mod" = [F; F] then XM scaled_index NONE(b2w g"disp32") else
  if g"Mod" = [T; F] then XM scaled_index(SOME EBP)(b2w g"disp8") else
  (* g "Mod" = [F;T] *)XM scaled_index(SOME EBP)(b2w g"disp32")
else (* normal cases, just need to read off the correct displacement *)
  let disp = (if (g"Mod" = [T; F]) then sw2sw((b2w g"disp8") : word8) else b2w g"disp32") in
  let disp = (if (g"Mod" = [F; F]) then 0w else disp) in
    XM scaled_index(SOME (b2reg g"Base")) disp

decode_Xrm32 g name =
if name = "EAX" then XR EAX else
if (g"Mod" = [F; F]) ∧ (g"R/M" = [T; F; T]) then XM NONE NONE(b2w g"disp32") else

```

```

if  $\neg(g\text{"Mod"} = [\mathbf{T}; \mathbf{T}]) \wedge (g\text{"R/M"} = [\mathbf{F}; \mathbf{F}; \mathbf{T}])$  then decode_SIB  $g$  else
if  $(g\text{"Mod"} = [\mathbf{F}; \mathbf{F}])$  then XM NONE(SOME (b2reg  $g\text{"R/M"}))0w else
if  $(g\text{"Mod"} = [\mathbf{T}; \mathbf{F}])$  then XM NONE(SOME (b2reg  $g\text{"R/M"}))(sw2sw : word8 \rightarrow word32(b2w g\text{"disp8}))$  else
if  $(g\text{"Mod"} = [\mathbf{F}; \mathbf{T}])$  then XM NONE(SOME (b2reg  $g\text{"R/M"}))(b2w g\text{"disp32"}) else
if  $(g\text{"Mod"} = [\mathbf{T}; \mathbf{T}])$  then XR(b2reg  $g\text{"R/M"}))$  else XR(b2reg  $g\text{"reg"}))$ 

decode_Xconst name  $g$  =
if name = "imm8" then sw2sw : word8  $\rightarrow$  word32(b2w  $g\text{"ib"}))$  else
if name = "rel8" then sw2sw : word8  $\rightarrow$  word32(b2w  $g\text{"cb"}))$  else
if name = "imm16" then sw2sw : word16  $\rightarrow$  word32(b2w  $g\text{"iw"}))$  else
if name = "imm32" then b2w  $g\text{"id"}))$  else
if name = "rel32" then b2w  $g\text{"cd"}))$  else
if name = "1" then 1w else 0w

decode_Xdest_src  $g$  dest src =
if src = "r32" then XRM_R(decode_Xrm32  $g$  dest)(decode_Xr32  $g$  src) else
if src = "r/m32" then XR_RM(decode_Xr32  $g$  dest)(decode_Xrm32  $g$  src) else
if src = "m" then XR_RM(decode_Xr32  $g$  dest)(decode_Xrm32  $g$  src) else
    XRM_I(decode_Xrm32  $g$  dest)(decode_Xconst src  $g$ )

decode_Xconst_or_zero ts  $g$  =
if length ts < 2 then 0w else decode_Xconst(EL 1 ts) $g$ 

decode_Ximm_rm ts  $g$  =
if mem (EL 1 ts) ["r/m32"; "r32"]
then XI_RM(decode_Xrm32  $g$ (EL 1 ts))
else XI(decode_Xconst(EL 1 ts) $g$ )

x86-select_op name list = snd(hd(filter( $\lambda x. \text{fst } x = \text{name}$ )list))

X_SOME  $f$  = SOME  $o(\lambda(g, w). (f \ g, w))$ 

x86_syntax ts =
if length ts = 0 then option_fail else
if mem (hd ts) (map fst x86_binop) then X_SOME( $\lambda g. \text{x86\_syntax\_binop}$ ) else
if mem (hd ts) (map fst x86_monop) then X_SOME( $\lambda g. \text{x86\_syntax\_monop}$ ) else
if hd ts = "POP" then X_SOME( $\lambda g. \text{XPOP}(\text{decode_Xrm32 } g(\text{EL 1 ts}))$ ) else
if hd ts = "PUSH" then X_SOME( $\lambda g. \text{XPUSH}(\text{decode_Ximm_rm } ts \ g))$  else
if hd ts = "PUSHAD" then X_SOME( $\lambda g. \text{XPUSHAD})$  else
if hd ts = "POPAD" then X_SOME( $\lambda g. \text{XPOPAD})$  else
if hd ts = "CMPXCHG" then X_SOME( $\lambda g. \text{XCMPXCHG}(\text{decode_Xrm32 } g(\text{EL 1 ts}))(\text{decode_Xr32 } g(\text{EL 2 ts}))$ ) else
if hd ts = "XCHG" then X_SOME( $\lambda g. \text{XXCHG}(\text{decode_Xrm32 } g(\text{EL 1 ts}))(\text{decode_Xr32 } g(\text{EL 2 ts}))$ ) else
if hd ts = "XADD" then X_SOME( $\lambda g. \text{XXADD}(\text{decode_Xrm32 } g(\text{EL 1 ts}))(\text{decode_Xr32 } g(\text{EL 2 ts}))$ ) else
if hd ts = "JMP" then X_SOME( $\lambda g. \text{XJUMP X_ALWAYS}(\text{decode_Xconst_or_zero } ts \ g))$  else
if hd ts = "JE" then X_SOME( $\lambda g. \text{XJUMP X_E}(\text{decode_Xconst_or_zero } ts \ g))$  else$$ 
```

```

if hd ts = "JNE" then X_SOME( $\lambda g. X_{\text{JUMP}} X_{\text{NE}}(\text{decode\_Xconst\_or\_zero } ts \ g))$  else
if hd ts = "LEA" then X_SOME( $\lambda g. X_{\text{LEA}}(\text{decode\_Xdest\_src } g(EL \ 1 \ ts)(EL \ 2 \ ts)))$  else
if hd ts = "LOOP" then X_SOME( $\lambda g. X_{\text{LOOP}} X_{\text{ALWAYS}}(\text{decode\_Xconst\_or\_zero } ts \ g))$  else
if hd ts = "LOOPE" then X_SOME( $\lambda g. X_{\text{LOOP}} X_{\text{E}}(\text{decode\_Xconst\_or\_zero } ts \ g))$  else
if hd ts = "LOOPNE" then X_SOME( $\lambda g. X_{\text{LOOP}} X_{\text{NE}}(\text{decode\_Xconst\_or\_zero } ts \ g))$  else
if hd ts = "MOV" then X_SOME( $\lambda g. X_{\text{MOV}} X_{\text{ALWAYS}}(\text{decode\_Xdest\_src } g(EL \ 1 \ ts)(EL \ 2 \ ts)))$  else
if hd ts = "CMOVE" then X_SOME( $\lambda g. X_{\text{MOV}} X_{\text{E}}(\text{decode\_Xdest\_src } g(EL \ 1 \ ts)(EL \ 2 \ ts)))$  else
if hd ts = "CMOVNE" then X_SOME( $\lambda g. X_{\text{MOV}} X_{\text{NE}}(\text{decode\_Xdest\_src } g(EL \ 1 \ ts)(EL \ 2 \ ts)))$  else
if hd ts = "CALL" then X_SOME( $\lambda g. X_{\text{CALL}}(\text{decode\_Ximm\_rm } ts \ g))$  else
if hd ts = "RET" then X_SOME( $\lambda g. X_{\text{RET}}(\text{decode\_Xconst\_or\_zero } ts \ g))$  else option_fail

```

```

x86_decode_aux = (match_list x86_match_step tokenise(x86_syntax o tokenise) o
                  map( $\lambda s. \text{let } x = \text{STR\_SPLIT}[\#"]s \ \text{in } (EL \ 0 \ x, EL \ 1 \ x))$ )  $\wedge$  x86_syntax_list

```

```

x86_decode_prefixes w =
if length w < 16 then (XG1_NONE, XG2_NONE, w) else
let bt1 = (TAKE 8 w = n2bits 8(hex2num"2E")) in
let bnt1 = (TAKE 8 w = n2bits 8(hex2num"3E")) in
let l1 = (TAKE 8 w = n2bits 8(hex2num"F0")) in
let bt2 = (TAKE 8(DROP 8 w) = n2bits 8(hex2num"2E"))  $\wedge$  l1 in
let bnt2 = (TAKE 8(DROP 8 w) = n2bits 8(hex2num"3E"))  $\wedge$  l1 in
let l2 = (TAKE 8(DROP 8 w) = n2bits 8(hex2num"F0"))  $\wedge$  (bt1  $\vee$  bnt1) in
let g1 = if l1  $\vee$  l2 then XLOCK else XG1_NONE in
let g2 = if bt1  $\vee$  bt2 then XBRANCH_TAKEN else XG2_NONE in
let g2 = if bnt1  $\vee$  bnt2 then XBRANCH_NOT_TAKEN else g2 in
let n = if bt1  $\vee$  bnt1  $\vee$  l1 then (if bt2  $\vee$  bnt2  $\vee$  l2 then 16 else 8) else 0 in
      (g1, g2, DROP n w)

```

```

(dest_accesses_memory(XRM_I rm i) = rm_is_memory_access rm)  $\wedge$ 
(dest_accesses_memory(XRM_R rm r) = rm_is_memory_access rm)  $\wedge$ 
(dest_accesses_memory(XR_RM r rm) = F)

```

```

(x86_lock_ok(XBINOP binop_name ds) =
mem binop_name [XADD; XAND; XOR; XSUB; XXOR]  $\wedge$ 
dest_accesses_memory ds)  $\wedge$ 
(x86_lock_ok(XMONOP monop_name rm) =
mem monop_name [XDEC; XINC; XNEG; XNOT]  $\wedge$ 
rm_is_memory_access rm)  $\wedge$ 
(x86_lock_ok(XXADD rm r) = rm_is_memory_access rm)  $\wedge$ 
(x86_lock_ok(XXCHG rm r) = rm_is_memory_access rm)  $\wedge$ 
(x86_lock_ok(XCMPXCHG rm r) = rm_is_memory_access rm)  $\wedge$ 
(x86_lock_ok(XPOP rm) = F)  $\wedge$ 
(x86_lock_ok(XLEA ds) = F)  $\wedge$ 
(x86_lock_ok(XPUSH imm_rm) = F)  $\wedge$ 
(x86_lock_ok(XCALL imm_rm) = F)  $\wedge$ 
(x86_lock_ok(XRET imm) = F)  $\wedge$ 
(x86_lock_ok(XMOV c ds) = F)  $\wedge$ 

```

$$\begin{aligned} & (\text{x86_lock_ok}(\text{XJUMP } c \ imm) = \mathbf{F}) \wedge \\ & (\text{x86_lock_ok}(\text{XLOOP } c \ imm) = \mathbf{F}) \wedge \\ & (\text{x86_lock_ok}(\text{XPUSHAD}) = \mathbf{F}) \wedge \\ & (\text{x86_lock_ok}(\text{XPOPAD}) = \mathbf{F}) \end{aligned}$$

```
x86_decode w =
let (g1, g2, w) = x86_decode_prefixes w in
let result = x86_decode_aux w in
if result = NONE then NONE else
  let (i, w) = the result in
    if  $\neg(g1 = \text{XLOCK}) \vee \text{x86\_lock\_ok } i$  then SOME (XPREFIX g1 g2 i, w) else NONE
```

x86_decode_bytes b = x86_decode(FOLDR[] @ (map w2bits b))

$$\begin{aligned} & (\text{rm_args_ok}(\text{XR } r) = \mathbf{T}) \wedge \\ & (\text{rm_args_ok}(\text{XM } \text{NONE } \text{NONE } t3) = \mathbf{T}) \wedge \\ & (\text{rm_args_ok}(\text{XM } \text{NONE } (\text{SOME } br) t3) = \mathbf{T}) \wedge \\ & (\text{rm_args_ok}(\text{XM } (\text{SOME } (s, ir)) \text{NONE } t3) = \neg(ir = \text{ESP})) \wedge \\ & (\text{rm_args_ok}(\text{XM } (\text{SOME } (s, ir)) (\text{SOME } br) t3) = \neg(ir = \text{ESP})) \end{aligned}$$

$$\begin{aligned} & (\text{dest_src_args_ok}(\text{XRM_I } rm \ i) = \text{rm_args_ok } rm) \wedge \\ & (\text{dest_src_args_ok}(\text{XRM_R } rm \ r) = \text{rm_args_ok } rm) \wedge \\ & (\text{dest_src_args_ok}(\text{XR_RM } r \ rm) = \text{rm_args_ok } rm) \end{aligned}$$

$$\begin{aligned} & (\text{imm_rm_args_ok}(\text{XL_RM } rm) = \text{rm_args_ok } rm) \wedge \\ & (\text{imm_rm_args_ok}(\text{XI } i) = \mathbf{T}) \end{aligned}$$

$$\begin{aligned} & (\text{x86_args_ok}(\text{XBINOP } binop_name \ ds) = \text{dest_src_args_ok } ds) \wedge \\ & (\text{x86_args_ok}(\text{XMONOP } monop_name \ rm) = \text{rm_args_ok } rm) \wedge \\ & (\text{x86_args_ok}(\text{XXADD } rm \ r) = \text{rm_args_ok } rm) \wedge \\ & (\text{x86_args_ok}(\text{XXCHG } rm \ r) = \text{rm_args_ok } rm) \wedge \\ & (\text{x86_args_ok}(\text{XCMPXCHG } rm \ r) = \text{rm_args_ok } rm) \wedge \\ & (\text{x86_args_ok}(\text{XPOP } rm) = \text{rm_args_ok } rm) \wedge \\ & (\text{x86_args_ok}(\text{XPUSH } imm_rm) = \text{imm_rm_args_ok } imm_rm) \wedge \\ & (\text{x86_args_ok}(\text{XCALL } imm_rm) = \text{imm_rm_args_ok } imm_rm) \wedge \\ & (\text{x86_args_ok}(\text{XRET } imm) = \mathbf{w2n } imm < 2 * 16) \wedge \\ & (\text{x86_args_ok}(\text{XMOV } c \ ds) = \text{dest_src_args_ok } ds \wedge \text{mem } c \ [\text{X_NE}; \text{X_E}; \text{X_ALWAYS}]) \wedge (* \text{ partial list } *) \\ & (\text{x86_args_ok}(\text{XJUMP } c \ imm) = \mathbf{F}) \wedge \\ & (\text{x86_args_ok}(\text{XLOOP } c \ imm) = \text{mem } c \ [\text{X_NE}; \text{X_E}; \text{X_ALWAYS}]) \wedge \\ & (\text{x86_args_ok}(\text{XPUSHAD}) = \mathbf{T}) \wedge \\ & (\text{x86_args_ok}(\text{XPOPAD}) = \mathbf{T}) \end{aligned}$$

$$\begin{aligned} & (\text{x86_well_formed_instruction}(\text{XPREFIX XLOCK } g2 \ i) = \text{x86_lock_ok } i \wedge \text{x86_args_ok } i) \wedge \\ & (\text{x86_well_formed_instruction}(\text{XPREFIX XG1_NONE } g2 \ i) = \text{x86_args_ok } i) \end{aligned}$$

Part X

x86_

```
iiid_dummy =⟨ proc := 0; program_order_index := 0⟩
```

```
x86_execute_some i w s = option_apply(x86_execute iiid_dummy i w s)(λt.SOME (snd t))
```

```
X86_NEXT s =
let e = XREAD_EIP s in (* read eip *)
let xs = map the(XREAD_MEM_BYTES 20 e s) in (* read next 20 bytes *)
let m = x86_decode_bytes xs in (* attempt to decode *)
if m = NONE then NONE else (* if decoded fail, return NONE *)
  let (i,w) = the m in (* otherwise extract content *)
  let n = 20 - (length w div 8) in (* calc length of instruction *)
    if every(λx.¬(x = NONE))(XREAD_MEM_BYTES n e s)(* check that the memory is there *)
      then x86_execute_some i(n2w n)s else NONE(* execute the instruction *)
```

Part XI

x86_program

DOMAIN $f = \{x \mid \neg(f x = \text{NONE})\}$

type_abbrev program_word8 : (address → word8 option)

type_abbrev program_Xinst : (address → (Xinst#num) option)

read_mem_bytes $n a m =$
if $n = 0$ **then** [] **else** $m a \in \text{read_mem_bytes}(n - 1)(a + 1w)m$

(decode_program_fun : program_word8 → address → (Xinst#num) option) $\text{prog_word8 } a =$
let $xs = \text{map the}(\text{read_mem_bytes } 20 a \text{ prog_word8})$ **in** (* read next 20 bytes *)
let $\text{decode} = \text{x86_decode_bytes } xs$ **in** (* attempt to decode *)
case decode **of**
 $\text{NONE} \rightarrow \text{NONE}(* \text{ if decoding fails, then fail }*)$
 $\parallel \text{SOME } (i, w) \rightarrow (* \text{ otherwise extract content }*)$
let $n = 20 - (\text{length } w \text{ div } 8)$ **in** (* calc length of instruction *)
if $\text{every}(\lambda x. \neg(x = \text{NONE}))(\text{read_mem_bytes } n a \text{ prog_word8})$ (* check the memory is there *)
then $\text{SOME } (i, n)$
else NONE

(decode_program_rel : program_word8 → program_Xinst → bool)
 $\text{prog_word8 } \text{prog_Xinst} =$
 $\forall a. \text{case } \text{prog_Xinst } a \text{ of}$
 $\text{NONE} \rightarrow \mathbf{T}$
 $\parallel \text{SOME } (inst, n) \rightarrow \text{decode_program_fun } \text{prog_word8 } a = \text{SOME } (inst, n)$

type_abbrev run_skeleton : (proc → (program_order_index → address option))

(run_skeleton_wf : address set → run_skeleton → bool) $\text{addrs } rs =$
 $(\forall p i i'. ((\neg((rs p i') = \text{NONE})) \wedge (i < i')) \implies (\neg((rs p i) = \text{NONE}))) \wedge$
 $(\forall p i a. (rs p i = \text{SOME } a) \implies a \in \text{addrs}) \wedge$
 $\text{finite}\{p \mid \exists i. rs p i = \text{SOME } a\}$

x86_event_execute = $x86_event_opsem \$x86_execute$

x86_execute_with_eip_check $ii \text{ inst } len \text{ eip} =$
let $s = (\text{x86_event_execute } ii \text{ inst } len)\{\}$ **in**
 $\{E$
 $\mid \exists eiid_next x.$
 $(eiid_next, x, E) \in s \wedge$
 $\forall v ev. ((ev.action = (\text{ACCESS R(LOCATION_REG } ii.\text{proc REGEIP})v)) \wedge$
 $ev \in E.\text{events}) \implies (v = eip)$
 $\}$

```

(event_structures_of_run_skeleton : program_Xinst → run_skeleton → event_structure set)
    prog_Xinst rs =
let Ess = {x86_execute_with_eip_check[ proc := p; program_order_index := i]inst(n2w n)eip |
            (rs p i = SOME eip) ∧ (SOME (inst, n) = prog_Xinst eip)}
in
{event_structure_bigunion Es | Es ∈ all_choices Ess}

(x86_semantics : program_word8 → state_constraint →
(run_skeleton#program_Xinst#((event_structure#(execution_witness set))set))set)
prog_word8 initial_state =

let x1 = {(rs, prog_Xinst) | rs, prog_Xinst | run_skeleton_wf(DOMAIN prog_Xinst)rs ∧
                           decode_program_rel prog_word8 prog_Xinst} in

let x2 = {(rs, prog_Xinst, Es) | (rs, prog_Xinst) ∈ x1 ∧
                           (Es = event_structures_of_run_skeleton prog_Xinst rs)} in

let x3 = {(rs, prog_Xinst, {(E, Xs) | E ∈ Es ∧
                           (Xs = {X | valid_execution E X ∧
                                   (X.initial_state = initial_state)}))})
           | (rs, prog_Xinst, Es) ∈ x2} in
x3

(lts_po_of_event_structure (* : event_structure -> (event set, unit, machine_visible_label) LTS *))E =
⟨ states := POW E.events;
initial := {};
final := if finite E.events then {(E.events, ())} else {};
trans := {(s, (VIS[ mvl_event := e;
                    mvl_iico := {e' | e' ∈ s ∧ (e', e) ∈ E.intra_causality};
                    mvl_first_of_instruction := ¬(∃(e' ∈ s).e'.iid = e.iid);
                    mvl_last_of_instruction := ¬(∃(e' ∈ (E.events \ s)).e'.iid = e.iid);
                    mvl_locked := locked E e
                ]), s ∪ {e}) | e ∈ E.events ∧ ¬(e ∈ s) ∧
                               e ∈ minimal_elements(E.events \ s)(po_iico E)}}

```

Part XII

x86_sequential_axiomatic_model

```

sequential_execution E so =
  linear_order so E.events ∧
  (forall(es ∈ (E.atomicity))(e1 ∈ es)(e2 ∈ es)e.
    (e1, e) ∈ so ∧ (e, e2) ∈ so ⇒ e ∈ es)

so_to_vo E so = λp.if p ∈ E.procs then so|_(viewed_events E p) else {}

so_to_write_serialization so =
  {(e1, e2) | (e1, e2) ∈ (strict so) ∧ mem_store e1 ∧ mem_store e2 ∧ (loc e1 = loc e2)}

so_to_lock_serialization E so =
  {(e1, e2) | (e1, e2) ∈ (strict so) ∧
    ∃es1 es2 ∈ (E.atomicity).¬(es1 = es2) ∧ e1 ∈ es1 ∧ e2 ∈ es2}

so_to_rfmap E so =
  {(ew, er) | (ew, er) ∈ so ∧ ew ∈ (writes E) ∧ er ∈ (reads E) ∧ (loc er = loc ew) ∧
    (∀ew' ∈ (writes E).¬(ew = ew') ∧ (ew, ew') ∈ so ∧ (ew', er) ∈ so
      ⇒
      ¬(loc ew = loc ew'))}

so_to_exec_witness E initial_state so =
  ⟨ initial_state := initial_state;
    vo := so_to_vo E so;
    write_serialization := so_to_write_serialization so;
    lock_serialization := so_to_lock_serialization E so;
    rfmap := so_to_rfmap E so ⟩

valid_sequential_execution E initial_state so =
  sequential_execution E so ∧
  valid_execution E(so_to_exec_witness E initial_state so)

competes E X =
  {(e1, e2) | ¬(e1 = e2) ∧ (loc e1 = loc e2) ∧
    ((e1 ∈ writes E ∧ mem_store e1 ∧ e2 ∈ reads E) ∨
     (e2 ∈ writes E ∧ mem_store e2 ∧ e1 ∈ reads E))} ∪
  \((happens_before E X)^+ ∪ ((happens_before E X)^+)^{-1}\)

race_free E X = ∀e1 e2 ∈ (E.events).
  ¬((e1, e2) ∈ competes E X)

restrictE E es =
  ⟨ procs := E.procs;
    events := E.events ∩ es;
    intra_causality := E.intra_causality|_es;
    atomicity := PER_RESTRICT E.atomicity es ⟩

```

prefixes $E X = \{E' \mid \text{sub_event_structure } E' E \wedge \forall e_1 e_2.$
 $e_2 \in E'.\text{events} \wedge (e_1, e_2) \in (\text{happens_before } E X) \implies$
 $e_1 \in E'.\text{events}\}$

sequential_race_free $E X = \forall(E' \in (\text{prefixes } E X)) so.$
 $\text{valid_sequential_execution } E' X.\text{initial_state } so \implies$
 $\forall e_1 e_2. \neg((e_1, e_2) \in \text{competes } E'$
 $(so_to_exec_witness E' X.\text{initial_state } so))$

Part XIII

x86_drf

```

wfes E =
(∀iid.finite{eiid | ∃e ∈ (E.events).(e.iid = iid) ∧ (e.eiid = eiid)}) ∧
(finite E.procs) ∧
(∀e ∈ (E.events).proc e ∈ E.procs) ∧
(∀e1 e2 ∈ (E.events).(e1.eiid = e2.eiid) ∧ (e1.iid = e2.iid) ⇒ (e1 = e2)) ∧
(DOM E.intra_causality) ⊆ E.events ∧
(range E.intra_causality) ⊆ E.events ∧
acyclic(E.intra_causality) ∧
(∀(e1, e2) ∈ (E.intra_causality).(e1.iid = e2.iid)) ∧
(∀(e1 ∈ writes E)e2.
¬(e1 = e2) ∧
(e2 ∈ writes E ∨ e2 ∈ reads E) ∧
(e1.iid = e2.iid) ∧
(loc e1 = loc e2) ∧
(∃p r. loc e1 = SOME (LOCATION_REG p r))
⇒
(e1, e2) ∈ E.intra_causality+ ∨
(e2, e1) ∈ E.intra_causality+) ∧
PER E.events E.atomicity ∧
(∀es ∈ (E.atomicity).∀e1 e2 ∈ es.(e1.iid = e2.iid)) ∧
(∀es ∈ (E.atomicity).∀e1 ∈ es.∀e2 ∈ (E.events).(e1.iid = e2.iid) ⇒ e2 ∈ es) ∧
(∀e ∈ (E.events).∀p r.(loc e = SOME (LOCATION_REG p r)) ⇒ (p = proc e))

```

maximal_es E X = maximal_elements E.events(happens_before E X)

```

deleteE E e =
⟨ procs := E.procs;
  events := E.events DELETE e;
  intra_causality := E.intra_causality|_{(E.events DELETE e)};
  atomicity := PER_RESTRICT E.atomicity(E.events DELETE e)⟩

```

extend_so E so e =
so ∪ {(e1, e) | e1 | e1 ∈ E.events}

locked_ready E X es =
∀e e'. e ∈ es ∧ (e, e') ∈ happens_before E X ⇒ e' ∈ es

```

ind_hyp1 E X so =
∀es e.
es ∈ E.atomicity ∧
(∃e'. e' ∈ es ∧ locked_ready E X es) ∧
e ∈ maximal_elements E.events so
⇒
e ∈ es

```

```

sequential_order_thm =
 $\forall E X. \text{wfes } E \wedge \mathbf{finite} E.\text{events} \wedge$ 
 $\text{race\_free } E X \wedge \text{valid\_execution } E X$ 
 $\implies \exists so.$ 
 $\text{valid\_sequential\_execution } E X.\text{initial\_state } so \wedge$ 
 $\text{ind\_hyp1 } E X so \wedge$ 
 $(\text{happens\_before } E(\text{so\_to\_exec\_witness } E X.\text{initial\_state } so))$ 
 $\subseteq (\text{strict } so) \wedge$ 
 $(X.\text{write\_serialization} = \text{so\_to\_write\_serialization } so) \wedge$ 
 $(X.\text{lock\_serialization} = \text{so\_to\_lock\_serialization } E so) \wedge$ 
 $(X.\text{rfmap} = \text{so\_to\_rfmap } E so)$ 

```

$\text{pre } E X es = \text{restrictE } E(\mathbf{biginter}\{E''.\text{events} \mid E'' \mid es \subseteq E''.\text{events} \wedge E'' \in \text{prefixes } E X\})$

```

ind_concl  $E' X' so =$ 
 $\text{valid\_sequential\_execution } E' X'.\text{initial\_state } so \wedge$ 
 $(\text{happens\_before } E'(\text{so\_to\_exec\_witness } E' X'.\text{initial\_state } so)) \subseteq (\text{strict } so) \wedge$ 
 $(X'.\text{write\_serialization} = \text{so\_to\_write\_serialization } so) \wedge$ 
 $(X'.\text{lock\_serialization} = \text{so\_to\_lock\_serialization } E' so) \wedge$ 
 $(X'.\text{rfmap} = \text{so\_to\_rfmap } E' so)$ 

```

$\text{ind_concl2 } E' X' so = \text{ind_concl } E' X' so \wedge \text{ind_hyp1 } E' X' so$

```

ind_assum  $E E' X' =$ 
 $\mathbf{card} E'.\text{events} < \mathbf{card} E.\text{events} \wedge$ 
 $\text{wfes } E' \wedge$ 
 $\mathbf{finite} E'.\text{events} \wedge$ 
 $\text{sequential\_race\_free } E' X' \wedge$ 
 $\text{valid\_execution } E' X'$ 

```

```

data_race_free_thm =
 $\forall E X. \text{well\_formed\_event\_structure } E \wedge \mathbf{finite} E.\text{events} \wedge$ 
 $\text{sequential\_race\_free } E X \wedge \text{valid\_execution } E X$ 
 $\implies$ 
 $\text{race\_free } E X \wedge \exists so.$ 
 $\text{valid\_sequential\_execution } E X.\text{initial\_state } so \wedge$ 
 $\text{ind\_hyp1 } E X so \wedge$ 
 $(\text{happens\_before } E(\text{so\_to\_exec\_witness } E X.\text{initial\_state } so))$ 
 $\subseteq (\text{strict } so) \wedge$ 
 $(X.\text{write\_serialization} = \text{so\_to\_write\_serialization } so) \wedge$ 
 $(X.\text{lock\_serialization} = \text{so\_to\_lock\_serialization } E so) \wedge$ 
 $(X.\text{rfmap} = \text{so\_to\_rfmap } E so)$ 

```

Part XIV

x86_hb_machine

clause_name $x = \mathbf{T}$

$$f \oplus (x \mapsto y) = \lambda x'. \mathbf{if} \ x' = x \ \mathbf{then} \ y \ \mathbf{else} \ f \ x'$$

$$\text{funupd2 } f \ w \ x \ y = f \oplus (w \mapsto ((f \ w) \oplus (x \mapsto y)))$$

$$\text{linear_order_extend } r \ y = r \cup \{(x, y) \mid (x, x) \in r\}$$

type_abbrev message : (event#address#value#(event set))

type_abbrev machine_state :

- (*E*)event_structure#
- (*M*)(proc → address → (value#(event option)) option)#
- (*F*)(proc → proc → message list)#
- (*G*)(address → event list)#

(* TODO: now we're using X, instead of having an erasure property, maybe we should lose the explicit G? *)

- (*Rg*)(proc → reg → (value#(event option)) option)#
- (*X*)execution_witness

(initial_machine_state : state_constraint → machine_state) initialstate =
 $(\{\text{events} := \{\}; \text{intra_causality} := \{\}; \text{atomicity} := \{\}\},$
 $(\lambda p. \lambda a. \mathbf{case} \ \text{initialstate}(\text{LOCATION_MEM } a) \ \mathbf{of} \ \text{NONE} \rightarrow \text{NONE} \parallel \text{SOME } v \rightarrow \text{SOME } (v, \text{NONE})),$
 $(\lambda p_1. \lambda p_2. \text{NIL}),$
 $(\lambda a. \text{NIL}),$
 $(\lambda p. \lambda r. \mathbf{case} \ \text{initialstate}(\text{LOCATION_REG } p \ r) \ \mathbf{of} \ \text{NONE} \rightarrow \text{NONE} \parallel \text{SOME } v \rightarrow \text{SOME } (v, \text{NONE})),$
 $\{\text{initial_state} := \text{initialstate};$
 $\text{vo} := \lambda p. \{\};$
 $\text{write_serialization} := \{\};$
 $\text{lock_serialization} := \{\};$
 $\text{rfmap} := \{\}\})$

execution_witness_of_machine_state(E, M, F, G, Rg, X) = X

event_set_of_machine_state(E, M, F, G, Rg, X) = $E.\text{events}$

next_eiid_es $E \ e = \text{next_eiid}\{e.\text{eiid} \mid e \in E.\text{events}\}$

(*****)

(* enqueueing sub-writes *)
 $(\forall P \ M \ F \ G \ Rg \ e \ F' \ a \ v \ p \ E \ X \ (X' : \text{execution_witness}) \ iico \ mvl.$
 $(\text{clause_name} \text{``enqueue-mem-write''} \wedge$
 $(e = mvl.mvl_event) \wedge$

```

(iico = mvl.mvliico) ∧
(e.action = ACCESS W(LOCATION_MEMORY a)v) ∧
(p = e.iid.proc) ∧
(∀q.q ∈ P ⇒ ((F' p q) = ([(e,a,(v,iico))] ++ (F p q))) ∧
(∀p'.q.p' ∈ P ⇒ q ∈ P ⇒ ¬(p = p') ⇒ (F' p' q = F p' q)) ∧
(X' = X)
) ⇒
machine_trans P(E,M,F,G,Rg,X)(Vis mvl)(E,M,F',G,Rg,X')
) ∧
(* **** *)
(* Read own memory *)
(∀P M F G Rg e a v p E E' X X' eo iico mvl.
(clause_name “mem-read” ∧
(e = mvl.mvl_event) ∧
(iico = mvl.mvliico) ∧
(e.action = ACCESS R(LOCATION_MEMORY a)v) ∧
(p = e.iid.proc) ∧
(M p a = SOME (v, eo)) ∧
(¬∃e' v' iico'. mem (e', a, v', iico') (F p p)) ∧
(E' = [ events := E.events ∪ {e}; intra_causality := E.intra_causality ∪ {(e', e) | e' ∈ iico}; atomicity := E.atomicity ]) ∧
(X' = X [ vo := X.vo ⊕ (p ↦ (linear_order_extend(X.vo p)e)); rfmap := case eo of NONE → X.rfmap || SOME ew → X.rfmap ∪ {(ew, e)} ]) ∧
(* TODO: would it be cleaner to pull eo from the most recent write in our X.vo p, instead of recording eo in M?*)
(∀e'.(e', e) ∈ (happens_before E' X')+ ⇒ e' ∈ viewed_events E' p ⇒ (e', e' ∈ X.vo p)
) ⇒
machine_trans P(E,M,F,G,Rg,X)(Vis mvl)(E',M,F,G,Rg,X')
) ∧
(* **** *)
(* delivering sub-writes, case (1), where eiid has already been seen by *)
(* Ga (and no subwrite of a Ga-older eiid is pending for this processor) *)
(∀P M F G Rg M' F' p q e a v G0 G1 E X X' iico.
((clause_name “deliver-mem-write-1”) ∧
(e.action = ACCESS W(LOCATION_MEMORY a)v) ∧
(F = funupd2 F' p q((F' p q) ++ [(e,a,(v,iico))])) ∧
(G a = (G0 ++ [e] ++ G1)) ∧
(∀p' e' v'.p' ∈ P ⇒ mem (e', a, v') (F p' q) ⇒ ¬(mem e' G1) ∧
(M' = funupd2 M q a(SOME (v, SOME e))) ∧
(X' = X [ vo := X.vo ⊕ (q ↦ (linear_order_extend(X.vo q)e)) ]) ∧
(∀e'.(e', e) ∈ (happens_before E X')+ ⇒ e' ∈ viewed_events E q ⇒ (e', e' ∈ X.vo q)
) ⇒
machine_trans P(E,M,F,G,Rg,X)TAU(E,M',F',G,Rg,X')
) ∧

```

(*****)

$(\forall P M \mathbf{F} G Rg M' F' G' p q a e v E E' X X' iico.$
 $((\text{clause_name} = \text{"deliver-mem-write-2"}) \wedge$
 $(e.\text{action} = \text{ACCESS W(LOCATION_MEM } a) v) \wedge$
 $(\mathbf{F} = (\text{funupd2 } F' p q ((F' p q) + +((e, a, (v, iico)))))) \wedge$
 $(\neg(\mathbf{mem} e (G a))) \wedge$
 $(G' = G \oplus (a \mapsto ([e] + +G a))) \wedge$
 $(\forall p' e' v'. p' \in P \implies \mathbf{mem} (e', a, v') (\mathbf{F} p' q) \implies \neg(\mathbf{mem} e' (G a))) \wedge$
 $(M' = \text{funupd2 } M q a (\text{SOME } (v, \text{SOME } e))) \wedge$
 $(E' = \{\text{events} := E.\text{events} \cup \{e\};$
 $\quad \text{intra_causality} := E.\text{intra_causality} \cup \{(e', e) \mid e' \in iico\};$
 $\quad \text{atomicity} := E.\text{atomicity}\}) \wedge$
 $(X' = X \{ vo := X.vo \oplus (q \mapsto (\text{linear_order_extend}(X.vo q)e));$
 $\quad \text{write_serialization} := X.\text{write_serialization} \cup \{(e', e) \mid \mathbf{mem} e' (G a)\}) \wedge$
 $(\forall e'.(e', e) \in (\text{happens_before } E X')^+ \implies e' \in \text{viewed_events } E q \implies (e', e') \in (X.vo q))$
 $) \implies$
 $\text{machine_trans } P(E, M, \mathbf{F}, G, Rg, X) \text{TAU}(E', M', F', G', Rg, X')$
 $) \wedge$

(*****)

$(\forall P M \mathbf{F} G Rg e r v p E E' X X' eo iico mvl.$
 $((\text{clause_name} = \text{"reg-read"}) \wedge$
 $(e = mvl.mvl_event) \wedge$
 $(iico = mvl.mvl_{iico}) \wedge$
 $(e.\text{action} = \text{ACCESS R(LOCATION_REG } p r)v) \wedge$
 $(Rg p r = \text{SOME } (v, eo)) \wedge$
 $(E' = \{\text{events} := E.\text{events} \cup \{e\};$
 $\quad \text{intra_causality} := E.\text{intra_causality} \cup \{(e', e) \mid e' \in iico\};$
 $\quad \text{atomicity} := E.\text{atomicity}\}) \wedge$
 $(X' = X \{ vo := X.vo \oplus (p \mapsto (\text{linear_order_extend}(X.vo p)e));$
 $\quad rfm := \mathbf{case} \ eo \ \mathbf{of} \ \text{NONE} \rightarrow X.rfm$
 $\quad \quad \quad \| \text{SOME } ew \rightarrow X.rfm \cup \{(ew, e)\}) \wedge$
 $(\forall e'.(e', e) \in (\text{happens_before } E' X')^+ \implies e' \in \text{viewed_events } E' p \implies (e', e') \in X.vo p)$
 $) \implies$
 $\text{machine_trans } P(E, M, \mathbf{F}, G, Rg, X) (\text{VIS } mvl)(E', M, \mathbf{F}, G, Rg, X')$
 $) \wedge$
 $(*****)$

$(\forall P M \mathbf{F} G Rg Rg' e r v p E E' X X' iico mvl.$
 $((\text{clause_name} = \text{"reg-write"}) \wedge$
 $(e = mvl.mvl_event) \wedge$
 $(iico = mvl.mvl_{iico}) \wedge$
 $(e.\text{action} = \text{ACCESS W(LOCATION_REG } p r)v) \wedge$
 $(Rg' = \text{funupd2 } Rg p r (\text{SOME } (v, \text{SOME } e))) \wedge$
 $(E' = \{\text{events} := E.\text{events} \cup \{e\};$
 $\quad \text{intra_causality} := E.\text{intra_causality} \cup \{(e', e) \mid e' \in iico\};$
 $\quad \text{atomicity} := E.\text{atomicity}\}) \wedge$

$(X' = X \setminus vo := X.vo \oplus (p \mapsto (\text{linear_order_extend}(X.vo p)e))) \wedge$
 $(\forall e'.(e', e) \in (\text{happens_before } E' X')^+ \implies e' \in \text{viewed_events } E' p \implies (e', e') \in X.vo p)$
) \implies
 $\text{machine_trans } P(E, M, \mathbf{F}, G, Rg, X)(\text{VIS } mvl)(E', M, \mathbf{F}, G, Rg', X')$
)

final_state $p s = \exists n.(p n, p(n + 1)) = (\text{SOME } s, \text{NONE})$

Part XV

x86_lts_ops

`lts_state = LEAF of value | LEFT of lts_state | RIGHT of lts_state | PAIR of lts_state lts_state`

```
(eip_tracked_lts : ('s, 'a, lts_monad_visible_label)LTS → address → program_order_index → (address#program_order_index)
⟨ states := {(eip, po, s) | eip ∈ UNIV ∧ (po = po_initial) ∧ s ∈ lts.states};
  initial := (eip_initial, po_initial, lts.initial);
  final := {((eip, po_initial, s), x) | eip ∈ UNIV ∧ (s, x) ∈ lts.final};
  trans := {((eip, po_initial, s), l, (eip', po_initial, s')) | (s, l, s') ∈ lts.trans ∧
    (forall lmvl p v. ((l = VIS lmvl) ∧ (lmvl.lmvl_action = ACCESS R(LOCATION_REG p REGEIP)v)) ⇒ ((eip = v) ∧ (eip' = v)) ∧
    (forall lmvl p v. ((l = VIS lmvl) ∧ (lmvl.lmvl_action = ACCESS W(LOCATION_REG p REGEIP)v)) ⇒ (eip' = eip)) ∧
    ((not(exists lmvl p v d. (l = VIS lmvl) ∧ (lmvl.lmvl_action = ACCESS d(LOCATION_REG p REGEIP)v))) ⇒ (eip' = eip))}⟩
```

```
(eip_tracked_lts_initial : address → (address#program_order_index#lts_state, unit, lts_monad_visible_label)LTS) eip =
let s = (eip, 0, LEAF 0w) in
⟨ states := {s};
  initial := s;
  final := {(s, ())};
  trans := {}⟩
```

```
(lts_parallel : ('s1, 'a1, 'vl)LTS → ('s2, 'a2, 'vl)LTS → (('s1 #'s2), ('a1 #'a2), 'vl)LTS) lts1 lts2 =
⟨ states := {(s1, s2) | s1 ∈ lts1.states ∧ s2 ∈ lts2.states};
  initial := (lts1.initial, lts2.initial);
  final := {((s1, s2), (x1, x2)) | (s1, x1) ∈ lts1.final ∧ (s2, x2) ∈ lts2.final};
  trans := {((s1, s2), TAU, (s1', s2')) | (s1, TAU, s1') ∈ lts1.trans ∧ s2' ∈ lts2.states} ∪
    {((s1, s2), TAU, (s1', s2')) | (s2, TAU, s2') ∈ lts2.trans ∧ s1' ∈ lts1.states} ∪
    {((s1, s2), l, (s1', s2')) | (s1, l, s1') ∈ lts1.trans ∧ (s2, l, s2') ∈ lts2.trans ∧ (l = TAU)}⟩
```

```
(traces_of_lts : ('s, 'v, 'vl)LTS → ('s#(num → (('vl label) #'s) option))set) lts =
{(x, t) | (x = lts.initial) ∧ (∀l' s'. (t 0 = SOME (l', s')) ⇒ (lts.initial, l', s') ∈ lts.trans) ∧
          (∀i l' s'. (t(i + 1) = SOME (l', s')) ⇒ ∃l s. (t i = SOME (l, s)) ∧ (s, l', s') ∈ lts.trans)}
```

```
(completed_traces_of_lts : ('s, 'v, 'vl)LTS → ('s#(num → (((vl label) #'s) option))set) lts =
{(x, t) | (x = lts.initial) ∧
          (∀l' s'. (t 0 = SOME (l', s')) ⇒ (lts.initial, l', s') ∈ lts.trans) ∧
          ((t 0 = NONE) ⇒ (exists l' s'. (lts.initial, l', s') ∈ lts.trans)) ∧
          (∀i l' s'. (t(i + 1) = SOME (l', s')) ⇒ ∃l s. (t i = SOME (l, s)) ∧ (s, l', s') ∈ lts.trans) ∧
          (∀i l s. (t i = SOME (l, s)) ⇒ (t(i + 1) = NONE) ⇒ (exists l' s'. (s, l', s') ∈ lts.trans))}
```

```
(states_of_trace(trs : ('s#(num → (((vl label) #'s) option))set) : 's set) =
{s | ∃n l tr. tr ∈ trs ∧ ((snd tr)n = SOME (l, s))} ∪
{fst tr | tr ∈ trs}
```

Part XVI

x86_hb_machine_thms

```

(machine_lts : proc set → state_constraint → (machine_state, unit, machine_visible_label)LTS)ps initial_state =
⟨ states :=(UNIV : machine_state set);
initial := initial_machine_state initial_state;
final := {};
trans := {(s1, l, s2) | machine_trans ps s1 l s2}⟩

(machine_execution_of_event_structure E initial_state) =
let lts_prog = lts_po_of_event_structure E in
let lts_machine = machine_lts(E.procs)initial_state in
let lts = lts_parallel lts_prog lts_machine in
completed_traces_of_lts lts

final_states init_state E trs =
{st | ∃path lbl.({}, init_state), path) ∈ trs ∧
final_state path(lbl, (E.events, st))}

hb_equivalence_thm1 =
∀E X.
well_formed_event_structure E ∧
finite E.events ∧
valid_execution E X ∧
nice_execution E X
⇒
∃M F G Rg.
(E, M, F, G, Rg, X) ∈
final_states(initial_machine_state X.initial_state)
E
(machine_execution_of_event_structure E X.initial_state)

partial_view_orders_well_formed E vo =
(∀p ∈ (E.procs).
(∃es es'.
(viewed_events E p = es ∪ es') ∧
(∀e ∈ es'. mem_store e) ∧
linear_order(vo p)es) ∧
∀e ∈ (viewed_events E p).finite{e' | (e', e) ∈ (vo p)}) ∧
(∀p.¬(p ∈ E.procs) ⇒ (vo p = {}))

partial_valid_execution E X =
partial_view_orders_well_formed E X.vo ∧
X.write_serialization ∈ write_serialization_candidates E ∧
X.lock_serialization ∈ lock_serialization_candidates E ∧
X.rfmap ∈ reads_from_map_candidates E ∧
check_causality E X.vo(happens_before E X) ∧
check_rfmap_written E X.vo X.rfmap ∧
check_rfmap_initial E X.vo X.rfmap X.initial_state ∧
check_atomicity E X.vo

```

```

hb_equivalence_thm2 =
 $\forall E M \mathbf{F} G Rg X.$ 
finite  $E.events \wedge$ 
well_formed_event_structure  $E \wedge$ 
 $(E, M, \mathbf{F}, G, Rg, X) \in$ 
final_states(initial_machine_state  $X.initial\_state$ )
 $E$ 
(machine_execution_of_event_structure  $E X.initial\_state$ )
 $\implies$ 
partial_valid_execution  $E X$ 

```

```

hb_machine_progress_thm =
 $\forall E mst es path lbl init.$ 
 $((\{\}, (initial\_machine\_state init)), path) \in$ 
traces_of_lts(lts_parallel(lts_po_of_event_structure  $E$ )(machine_lts  $E.procs init$ )) \wedge
final_state path(lbl, (es, mst))
 $\implies$ 
 $\exists mst'.$ 
 $(mst, TAU, mst') \in (machine_lts E.procs init).trans \vee$ 
 $(\exists es' l.$ 
 $(es, l, es') \in (lts_po_of_event_structure E).trans \wedge$ 
 $(mst, l, mst') \in (machine_lts E.procs init).trans) \vee$ 
 $((\forall p q. ((fst(snd(snd mst)))p q = [])) \wedge$ 
 $(\forall es' l. \neg((es, l, es') \in (lts_po_of_event_structure E).trans)))$ 

```

Index

action, 8
add_with_carry_out, 32
addT, 22, 28
addT_ev, 25
addT_seq, 21
aligned32, 27

b2reg, 38
barrier, 8
bump_eip, 31
byte_parity, 31
bytebits, 37

call_dest_from_ea, 31
check_atomicity, 17
check_causality, 15
check_final, 16
check_final_mem, 16
check_opcode, 37
check_rfmap_initial, 16
check_rfmap_written, 16
choiceT_ev, 25
clause_name, 54
competes, 48
completed_traces_of_lts, 59
constT, 22, 28
constT_ev, 25
constT_seq, 21

data_race_free_thm, 52
decode_program_fun, 45
decode_program_rel, 45
decode_SIB, 38
decode_Xconst, 39
decode_Xconst_or_zero, 39
decode_Xdest_src, 39
decode_Ximm_rm, 39
decode_Xr32, 38
decode_Xrm32, 38
deleteE, 51
dest_accesses_memory, 40

dest_src_args_ok, 41
dirn, 8
discardT_ev, 25
DOMAIN, 45

ea_Xdest, 30
ea_Xi, 30
ea_Ximm_rm, 30
ea_Xr, 30
ea_Xrm, 30
ea_Xrm_base, 30
ea_Xrm_index, 30
ea_Xsrc, 30
eip_tracked_lts, 59
eip_tracked_lts_initial, 59
erase_eflags, 31
event, 8
event_set_of_machine_state, 54
event_structure, 8
event_structure_bigunion, 25
event_structure_empty, 25
event_structure_lock, 25
event_structure_seq_union, 25
event_structure_union, 25
event_structures_of_run_skeleton, 45
execution_witness, 8
execution_witness_of_machine_state, 54
extend_so, 51

failureT, 23, 28
failureT_ev, 26
failureT_seq, 21
final_state, 57
final_states, 61
funupd, 54
funupd2, 54

get_ea_address, 31
get_l_stores, 15

happens_before, 15

$hb_equivalence_thm1$, 61
 $hb_equivalence_thm2$, 62
 $hb_machine_progress_thm$, 62
 $iiid$, 6
 $iiid_dummy$, 43
 $iiids$, 13
 $imm_rm_args_ok$, 41
 ind_assum , 52
 ind_concl , 52
 ind_concl2 , 52
 ind_hyp1 , 51
 $initial_eiid_state$, 9
 $initial_machine_state$, 54
 is_hex_add , 37
 $jump_to_ea$, 30
 $label$, 9
 $linear_order_extend$, 54
 loc , 13
 $location$, 8
 $lock_serialization_candidates$, 15
 $locked$, 13
 $locked_ready$, 51
 $lockT$, 22, 28
 $lockT_ev$, 26
 $lockT_seq$, 21
 LTS , 9
 $lts_monad_visible_label$, 9
 $lts_parallel$, 59
 $lts_po_of_event_structure$, 46
 lts_state , 59
 $machine_execution_of_event_structure$, 61
 $machine_lts$, 61
 $machine_visible_label$, 9
 $mapT_ev$, 25
 $maximal_es$, 51
 $mem_barrier$, 13
 mem_load , 13
 mem_store , 13
 $next_eiid$, 8
 $next_eiid_es$, 54
 $nice_execution$, 19
 $niceness_thm$, 19
 $option_apply$, 23
 $parT$, 23, 28
 $parT_ev$, 26
 $parT_seq$, 21
 $parT_unit$, 23, 28
 $parT_unit_ev$, 26
 $parT_unit_seq$, 22
 $partial_valid_execution$, 61
 $partial_view_orders_well_formed$, 61
 po , 13
 po_iico , 14
 po_strict , 13
 pre , 52
 $prefixes$, 49
 $preserved_program_order$, 14
 $proc$, 13
 $process_hex_add$, 37
 $race_free$, 48
 $read_cond$, 32
 $read_dest_ea$, 30
 $read_ea$, 30
 $read_eflag$, 23, 28
 $read_eflag_ev$, 27
 $read_eflag_seq$, 22
 $read_eip$, 23, 28
 $read_eip_ev$, 27
 $read_eip_seq$, 22
 $read_location_ev$, 26
 $read_m32$, 23, 28
 $read_m32_ev$, 27
 $read_m32_seq$, 22
 $read_mem_bytes$, 45
 $read_mem_seq$, 22
 $read_ModRM$, 37
 $read_reg$, 23, 28
 $read_reg_ev$, 27
 $read_reg_seq$, 22
 $read_SIB$, 37
 $read_src_ea$, 30
 $reads$, 13
 $reads_from_map_candidates$, 15
 $reads_from_map_candidates_old$, 15
 reg , 8
 $restrict_execution_witness$, 17
 $restrictE$, 48
 rm_args_ok , 41
 $rm_is_memory_access$, 11
 $run_skeleton_wf$, 45
 $seqT$, 23, 28

seqT_ev, 26
seqT_seq, 21
sequential_execution, 48
sequential_order_thm, 51
sequential_race_free, 49
so_to_exec_witness, 48
so_to_lock_serialization, 48
so_to_rfmap, 48
so_to_vo, 48
so_to_write_serialization, 48
state_updates, 16
state_updates_mem, 16
states_of_trace, 59
STR_SPACE_AUX, 37
sub_event_structure, 14
sub_with_borrow_out, 32
tlang_typing, 54
traces_of_lts, 59
type_abbrev_address, 8
type_abbrev_eiid, 8
type_abbrev_eiid_state, 8
type_abbrev_lts_monad_label, 9
type_abbrev_M, 21, 25
type_abbrev_machine_label, 9
type_abbrev_machine_state, 54
type_abbrev_message, 54
type_abbrev_proc, 6
type_abbrev_program_order_index, 6
type_abbrev_program_word8, 45
type_abbrev_program_Xinst, 45
type_abbrev_reln, 8
type_abbrev_run_skeleton, 45
type_abbrev_state_constraint, 8
type_abbrev_value, 8
type_abbrev_view_orders, 8
type_abbrev_x86_state, 21
type_abbrev_Ximm, 6
valid_execution, 17
valid_sequential_execution, 48
value_of, 13
view_orders_well-formed, 14
viewed_events, 14
well_formed_event_structure, 14
wfes, 51
write_arith_eflags, 31
write_arith_eflags_except_CF, 31
write_arith_result, 32
write_arith_result_no_CF, 32
write_arith_result_no_write, 32
write_binop, 32
write_ea, 30
write_eflag, 23, 28
write_eflag_ev, 27
write_eflag_seq, 22
write_eip, 23, 28
write_eip_ev, 27
write_eip_seq, 22
write_location_ev, 26
write_logical_eflags, 31
write_logical_result, 32
write_logical_result_no_write, 32
write_m32, 23, 28
write_m32_ev, 27
write_m32_seq, 22
write_mem_seq, 22
write_monop, 32
write_PF, 31
write_reg, 23, 28
write_reg_ev, 27
write_reg_seq, 22
write_result_erase_eflags, 32
write_serialization_candidates, 15
write_serialization_candidates_old, 15
write_SF, 31
write_ZF, 31
writes, 13
x86_args_ok, 41
x86_binop, 38
x86_decode, 41
x86_decode_aux, 40
x86_decode_bytes, 41
x86_decode_prefixes, 40
x86_event_execute, 45
x86_exec, 34
x86_exec_call, 33
x86_exec_pop, 32
x86_exec_pop_eip, 33
x86_exec_popad, 33
x86_exec_push, 33
x86_exec_push_eip, 33
x86_exec_pushad, 33
x86_exec_ret, 34
x86_execute, 35
x86_execute_some, 43
x86_execute_with_eip_check, 45

x86_lock_ok, 40
x86_match_step, 37
x86_monop, 38
X86_NEXT, 43
x86_select_op, 39
x86_semantics, 46
x86_syntax, 39
x86_well_formed_instruction, 41
X_SOME, 39
Xbinop_name, 11
Xcond, 11
Xdest_src, 11
Xea, 6
Xeflags, 6
Ximm_rm, 11
Xinst, 11
Xinstruction, 11
Xmonop_name, 11
Xpre_g1, 11
Xpre_g2, 11
XREAD_EFLAG, 21
XREAD_EIP, 21
XREAD_MEM, 21
XREAD_MEM_BYTES, 21
XREAD_REG, 21
Xreg, 6
Xrm, 11
XWRITE_EFLAG, 21
XWRITE_EIP, 21
XWRITE_MEM, 21
XWRITE_REG, 21