The Flat Operational Model

CHRISTOPHER PULTE, University of Cambridge
SHAKED FLUR, University of Cambridge
WILL DEACON, ARM Ltd.
JON FRENCH, University of Cambridge
SUSMIT SARKAR, University of St. Andrews
PETER SEWELL, University of Cambridge

This document gives a prose description of the Flat operational model, as formally defined in its Lem definition. This is part of the supplementary material for “Simplifying ARM Concurrency: Multicopy-atomic Axiomatic and Operational Models for ARMv8”.

1 AN OPERATIONAL MODEL FOR MCA ARMV8

To help reading this document we have colour-coded some text as follows:

- \([\text{release/acquire}]\) Release/Acquire instructions
- \([\text{exclusive}]\) Exclusive instructions
- \([\text{dmb ld} / \text{dmb st}]\) \text{dmb ld} and \text{dmb st} instructions

The operational model is expressed as a state machine, with states that are an abstract representation of hardware machine states. We first introduce the model states and transitions informally.

Model states A model state consists just of a shared memory and a tuple of thread model states:

\[
\text{Thread 1} \quad \cdots \quad \text{Thread n}
\]
\[
\text{Thread 1} \quad \cdots \quad \text{Thread n}
\]

The shared memory state effectively just records the most recent write to each location. To handle load/store-exclusives, the memory is extended with a map (the exclusives map) from read requests to sets of write slices, that associates a read request of a load-exclusive with the write slices it read from (excluding writes that have been forwarded to the read and have not reached memory yet).

Each thread model state consists principally of a list or tree of instruction instances, some of which have been finished, and some of which have not. For example, below we show a thread model state with instruction instances \(i_1, \ldots, i_{13}\), and the program-order-successor relation between them. Three of those \((i_1, i_3, \text{and } i_4, \text{boxed})\) have been finished; the remainder are non-finished.

\[
\begin{aligned}
 i_1 &\rightarrow i_2 \\
 i_3 &\rightarrow i_4 \quad \cdots \quad i_5 &\rightarrow i_7 \\
 i_8 &\rightarrow i_9 \quad \cdots \quad i_{10} &\rightarrow i_{11} \rightarrow i_{12} \\
 i_{13} 
\end{aligned}
\]

Non-finished instruction instances can be subject to restart, e.g. if they depend on an out-of-order or speculative read that turns out to be unsound. The finished instances are not necessarily contiguous: in the example, \(i_3\) and \(i_4\) are finished even though \(i_2\) is not, which can only happen if they are sufficiently independent. Instruction instances \(i_5\) and \(i_6\) are conditional branches for which the
thread has fetched multiple possible successors. When a conditional branch is finished, any un-
taken alternative paths are discarded, and instruction instances that follow (in program order) a
non-finished conditional branch cannot be finished until that conditional branch is. One can choose
whether or not to allow simultaneous exploration of multiple successors of a conditional branch
(as shown above); this does not affect the set of allowed outcomes.

The intra-instruction behaviour of a single instruction can largely be treated as sequential execu-
tion of its ASL/Sail pseudocode. Each instruction instance state includes a pseudocode execution
state, which one can think of as a representation of the pseudocode control state, pseudocode call
stack, and local variable values. An instruction instance state also includes information, detailed
below, about the instruction instance’s memory and register footprints, its register and memory
reads and writes, whether it is finished, etc.

Model transitions For any state, the model defines the set of allowed transitions, each of which is
a single atomic step to a new abstract machine state. Each transition arises from the next step of a
single instruction instance; it will change the state of that instance, and it may depend on or change
the rest of its thread state and/or the shared memory state. Instructions cannot be treated as atomic
units: complete execution of a single instruction instance may involve many transitions, which
can be interleaved with those of other instances in the same or other threads, and some of this is
programmer-visible. The transitions are introduced below and defined in §1.4, with a precondition
and a construction of the post-transition model state for each. The transitions labelled ◦ can always
be taken eagerly, as soon as they are enabled, without excluding other behaviour; the • cannot.

Transitions for all instructions:

- Fetch instruction: This transition represents a fetch and decode of a new instruction instance,
as a program-order successor of a previously fetched instruction instance, or at the initial
  fetch address for a thread.
  - Register read: This is a read of a register value from the most recent program-order predecessor
    instruction instance that writes to that register.
  - Register write
  - Pseudocode internal step: This covers ASL/Sail internal computation, function calls, etc.
  - Finish instruction: At this point the instruction pseudocode is done, the instruction cannot
    be restarted or discarded, and all memory effects have taken place. For a conditional branch,
    any non-taken po-successor branches are discarded.

Load instructions:

- Initiate memory reads of load instruction: At this point the memory footprint of the load is
  provisionally known and its individual reads can start being satisfied.
- Satisfy memory read by forwarding from writes: This partially or entirely satisfies a single
  read by forwarding from its po-previous writes.
- Satisfy memory read from memory: This entirely satisfies the outstanding slices of a single
  read, from memory.
- Complete load instruction (when all its reads are entirely satisfied): At this point all the
  reads of the load have been entirely satisfied and the instruction pseudocode can continue
  execution. A load instruction can be subject to being restarted until the Finish instruction
  transition. In some cases it is possible to tell that a load instruction will not be restarted or
discarded before that, e.g. when all the instructions po-before the load instruction are finished.
The Restart condition over-approximates the set of instructions that might be restarted.

Store instructions:
Simplifying ARM Concurrency

- Initiate memory writes of store instruction, with their footprints: At this point the memory footprint of the store is provisionally known.
- Instantiate memory write values of store instruction: At this point the writes have their values and post-subsequent reads can be satisfied by forwarding from them.
- Commit store instruction: At this point the store is guaranteed to happen (it cannot be restarted or discarded), and the writes can start being propagated to memory.
  - Propagate memory write: This propagates a single write to memory.
  - Complete store instruction (when its writes are all propagated): At this point all writes have been propagated to memory, and the instruction pseudocode can continue execution.

Store-exclusive instructions:
  - Guarantee the success of store-exclusive: This guarantees the success of the store-exclusive.
  - Make a store-exclusive fail: This makes the store-exclusive fail.

Barrier instructions:
  - Commit barrier

1.1 Intra-instruction Pseudocode Execution

The intra-instruction semantics for each instruction instance is expressed as a state machine, essentially running the instruction pseudocode. Given a pseudocode execution state, it computes the next state, as one of the following:

- **READ_MEM**(<read_kind>, <address>, <size>, <read_continuation>) Read request
- **EXCL_RES**(res_continuation) Store-exclusive result
- **WRITE_EA**(write_kind, address, size, next_state) Write effective address
- **WRITE_MEMV**(memory_value, write_continuation) Write value
- **BARRIER**(barrier_kind, next_state) Barrier
- **READ_REG**(reg_name, read_continuation) Register read request
- **WRITE_REG**(reg_name, register_value, next_state) Write register
- **INTERNAL**(next_state) Pseudocode internal step
- **DONE** End of pseudocode

Here memory values are lists of bytes, addresses are 64-bit numbers, read and write kinds identify whether they are regular, exclusive, and/or release/acquire operations, register names identify a register and slice thereof (start and end bit indices), and the continuations describe how the instruction instance will continue for each value that might be provided by the surrounding memory model. This largely follows Gray et al. [2015, §2.2], except that memory writes are split into two steps, WRITE_EA and WRITE_MEMV. We ensure these are paired in the pseudocode, but there may be other steps between them: it is observable that the WRITE_EA can occur before the value to be written is determined, because the potential memory footprint of the instruction becomes provisionally known then.

We ensure that each instruction has at most one memory read, memory write, or barrier step, by rewriting the pseudocode to coalesce multiple reads or writes, which are then split apart into the architecturally atomic units by the thread semantics; this gives a single commit point for all memory writes of an instruction.

Each bit of a register read should be satisfied from a register write by the most recent (in program order) instruction instance that can write that bit, or from the thread’s initial register state if there is no such. That instance may not have executed its register write yet, in which case the register read should block. The semantics therefore has to know the register write footprint of each instruction instance, which it calculates when the instruction instance is created. We ensure in the pseudocode that each instruction does exactly one register write to each bit of its register footprint, and also
that instructions do not do register reads from their own register writes. In some cases, but not in
the fragment of ARM that we cover at present, register write footprints need to be dynamically
recalculated, when the actual footprint only becomes known during pseudocode execution.

Data-flow dependencies in the model emerge from the fact that register read has to wait for the
appropriate register write to be executed (as described above). This has to be carefully handled
in order not to create unintentional strength. First, for some instructions we need to ensure that
the pseudocode is in the maximally liberal order, e.g. to allow early computed-address register
writebacks before the corresponding memory write. Leaving load-pair aside (which we do not
cover), and the treatment of the multiple reads or writes that can be associated with a single load
or store instruction (which we do), we have not so far needed other intra-instruction concurrency.
Second, the model has to be able to know when a register read value can no longer change (i.e. due
to instruction restart). We approximate that by recording, for each register write, the set of register
and memory reads the instruction instance has performed at the point of executing the write.
This information is then used as follows to determine whether a register read value is final: if the
instruction instance that performed the register write from which the register reads from is finished,
the value is final; otherwise check that the recorded reads for the register write do not include
memory reads, and continue recursively with the recorded register reads. For the instructions we
cover this approximation is exact.

We express the pseudocode execution semantics in two ways: a definitional interpreter for
Sail [Gray et al. 2015], with an exhaustive symbolic mode to (re)calculate instruction memory and
register footprints, and as a shallow embedding, translating Sail into directly executable code, with
separate hand-written definitions of the footprint functions. The two are essentially equivalent: the
first lets one small-step through the pseudocode interactively, while the second is more efficient
and should be more convenient for proof.

1.2 Instruction Instance States

Each instruction instance \(i\) has a state comprising:

- `program_loc`, the memory address from which the instruction was fetched;
- `instruction_kind`, identifying whether this is a load, store, or barrier instruction, each with
  the associated kind; or a conditional branch; or a ‘simple’ instruction.
- `regs_in`, the set of input `reg_names`, as statically determined;
- `regs_out`, the output `reg_names`, as statically determined;
- `pseudocode_state` (or sometimes just ‘state’ for short), one of
  - `Plain next_state`, ready to make a pseudocode transition;
  - `Pending_mem_reads read_cont`, performing the read(s) from memory of a load; or
  - `Pending_mem_writes write_cont`, performing the write(s) to memory of a store;
- `reg_reads`, the accumulated register reads, including their sources and values, of this instance’s
  execution so far;
- `reg_writes`, the accumulated register writes, including dependency information to identify
  the register reads and memory reads (by this instruction) that might have affected each;
- `mem_reads`, a set of memory read requests. Each request includes a memory footprint (an
  address and size) and, if the request has already been satisfied, the set of write slices (each
  consisting of a write and a set of its byte indices) that satisfied it.
- `mem_writes`, a set of memory write requests. Each request includes a memory footprint
  and, when available, the memory value to be written. In addition, each write has a flag that
  indicates whether the write has been propagated (passed to the memory) or not.
Simplifying ARM Concurrency

• \([\text{exclusive}]\) successful\(_{\text{exclusive}}\), for store-exclusives, indicates whether it was previously guaranteed to succeed or made to fail.
• information recording whether the instance is committed, finished, etc.

Read requests include their read kind and their memory footprint (their address and size), the as-yet-unsatisfied slices (the byte indices that have not been satisfied), and, for the satisfied slices, information about the write(s) that were satisfied from. Write requests include their write kind, their memory footprint, and their value. When we refer to a write or read request without mentioning the kind of request we mean the request can be of any kind. A load instruction which has initiated (so its read request list \(\text{mem}\_\text{reads}\) is not empty) and for which all its read requests are satisfied (i.e. there are no unsatisfied slices) is said to be \(\text{entirely satisfied}\). A load-exclusive is called \(\text{successful}\) if the first post-following store-exclusive that has not been made to fail has been guaranteed to succeed (as opposed to does not exist or has not been guaranteed to succeed or made to fail). The successful load-exclusive and the successful store-exclusive are said to be \(\text{paired}\). If a successful load-exclusive has a read request that is mapped, in the exclusives map, to a write slice \(ws\), we say the load-exclusive has an outstanding lock on \(ws\).

1.3 Thread States

The model state of a single hardware thread includes:
• \(\text{thread}\_\text{id}\), a unique identifier of the thread;
• \(\text{register}\_\text{data}\), the name, bit width, and start bit index for each register;
• \(\text{initial}\_\text{register}\_\text{state}\), the initial register value for each register;
• \(\text{initial}\_\text{fetch}\_\text{address}\), the initial fetch address for this thread;
• \(\text{instruction}\_\text{tree}\), a tree or list of the instruction instances that have been fetched (and not discarded), in program order.

1.4 Model Transitions

Fetch instruction A possible program-order successor of instruction instance \(i\) can be fetched from address \(loc\) if:

1. it has not already been fetched, i.e., none of the immediate successors of \(i\) in the thread’s \(\text{instruction}\_\text{tree}\) are from \(loc\);
2. \(loc\) is a possible next fetch address for \(i\):
   a. for a non-branch/jump instruction, the successor instruction address \((i\_\text{program}\_\text{loc}+4)\);
   b. for an instruction that has performed a write to the program counter register \(_\text{PC}\), the value that was written;
   c. for a conditional branch, either the successor address or the branch target address\(^1\); or
   d. for a jump to an address which is not yet determined, any address (this is approximated in our tool implementation, necessarily); and
3. there is a decodable instruction in program memory at \(loc\).

Note that this allows speculation past conditional branches and calculated jumps.

Action: construct a freshly initialized instruction instance \(i’\) for the instruction in the program memory at \(loc\), including the static information available from the ISA model such as its \(\text{instruction}\_\text{kind}\), \(\text{regs}\_\text{in}\), and \(\text{regs}\_\text{out}\), and add \(i’\) to the thread’s \(\text{instruction}\_\text{tree}\) as a successor of \(i\).

\(^1\)In AArch64, all the conditional branch instructions have statically determined addresses.
This involves only the thread, not the storage subsystem, as we assume a fixed program rather than modelling fetches with memory reads; we do not model self-modifying code.

**Initiate memory reads of load instruction** An instruction instance \( i \) with next state 

\[ \text{Read_mem}(\text{read_kind}, \text{address}, \text{size}, \text{read_cont}) \]

can initiate the corresponding memory reads if:

1. all po-previous dmb sy and isb instructions are finished;
2. all po-previous dmb ld instructions are finished;
3. if \( i \) is a load-acquire, all po-previous store-releases are finished; and
4. all non-finished po-previous load-acquire instructions are entirely satisfied.

**Action:**

1. Construct the appropriate read requests \( rrs \):
   - if \( \text{address} \) is aligned to \( \text{size} \) then \( rrs \) is a single read request of \( \text{size} \) bytes from \( \text{address} \);
   - otherwise, \( rrs \) is a set of \( \text{size} \) read requests, each of one byte, from the addresses \( \text{address} \ldots \text{address}+\text{size}-1 \).
2. set \( i.mem_reads \) to \( rrs \); and
3. update the state of \( i \) to \( \text{Pending_mem_reads read_cont} \).

**Satisfy memory read by forwarding from writes** For a load instruction instance \( i \) in state 

\[ \text{Pending_mem_reads read_cont} \]

and a read request, \( r \) in \( i.mem_reads \) that has unsatisfied slices, the read request can be partially or entirely satisfied by forwarding from unpropagated writes by store instruction instances that are po-before \( i \).

Let \( \text{wss} \) be the maximal set of unpropagated write slices from store instruction instances po-before \( i \) (if \( i \) is a load-acquire, exclude store-exclusive writes), that overlap with the unsatisfied slices of \( r \), and which are not superseded by intervening stores that are either propagated or read from by this thread. That last condition requires, for each write slice \( \text{ws} \) in \( \text{wss} \) from instruction \( i' \):

- that there is no store instruction po-between \( i \) and \( i' \) with a write overlapping \( \text{ws} \), and
- that there is no load instruction po-between \( i \) and \( i' \) that was satisfied from an overlapping write slice from a different thread.

**Action:**

1. update \( r \) to indicate that it was satisfied by \( \text{wss} \); and
2. restart any speculative instructions which have violated coherence as a result of this, i.e., for every non-finished instruction \( i' \) that is a po-successor of \( i \), and every read request \( r' \) of \( i' \) that was satisfied from \( \text{wss}' \), if there exists a write slice \( \text{ws}' \) in \( \text{wss}' \), and an overlapping write slice from a different write in \( \text{wss} \), and \( \text{ws}' \) is not from an instruction that is a po-successor of \( i \), restart \( i' \) and its data-flow dependents (including po-successors of load-acquire instructions).

Note that store-release writes cannot be forwarded to load-acquires: a load-acquire instruction cannot be in state \( \text{Pending_mem_reads read_cont} \) before all the po-previous store-release instructions are finished, and \( \text{wss} \) does not include writes from finished stores (as those must be propagated).

**Satisfy memory read from memory** For a load instruction instance \( i \) in state 

\[ \text{Pending_mem_reads read_cont} \]

and a read request \( r \) in \( i.mem_reads \), that has unsatisfied slices, the read request can be satisfied from memory if \( i \) is not a successful load-exclusive or no other successful load-exclusive from a different thread has an outstanding lock on the writes \( r \) is trying to read from.

**Action:** let \( \text{wss} \) be the write slices from memory covering the unsatisfied slices of \( r \), and apply the action of Satisfy memory read by forwarding from writes. In addition, if \( i \) is a successful load-exclusive, union \( \text{wss} \) with the set of write slices \( r \) is mapped to in the exclusives map.
Note that Satisfy memory read by forwarding from writes might leave some slices of the read request unsatisfied. Satisfy memory read from memory, on the other hand, will always satisfy all the unsatisfied slices of the read request.

**Complete load instruction (when all its reads are entirely satisfied)** A load instruction instance \(i\) in state `PENDING_MEM_READS read_cont` can be completed (not to be confused with finished) if all the read requests \(i.mem_reads\) are entirely satisfied (i.e., there are no unsatisfied slices).

Action: update the state of \(i\) to `PLAIN (read_cont (memory_value))`, where `memory_value` is assembled from all the write slices that satisfied \(i.mem_reads\).

**Guarantee the success of store-exclusive** A store-exclusive instruction instance \(i\) with next state `EXCL_RES(res_cont)` can be guaranteed to succeed if:

1. the store-exclusive has not been made to fail (as recorded in \(i.successful_exclusive\));
2. assuming \(i\) is successful, it can be paired with a load-exclusive \(i'\) (see §1.2); and
3. if \(i'\) has already been satisfied (not necessarily entirely), let \(wss\) be the set of propagated write slices \(i'\) has read from, then, no slice in \(wss\) has been overwritten (in memory) by a write from this thread, and no other successful load-exclusive from a different thread has an outstanding lock on a write slice from \(wss\).

Action:

1. record in \(i.successful_exclusive\) that the store-exclusive will be successful;
2. if \(i'\) has already been satisfied, union \(wss\) with the set of write slices the read request of \(i'\) is mapped to in the exclusives map, where \(wss\) is as above; and
3. update the state of \(i\) to `PLAIN (res_cont (true))`.

**Make a store-exclusive fail** A store-exclusive instruction instance \(i\) with next state `EXCL_RES(res_continuation)` can be made to fail if the store-exclusive has not been guaranteed to succeed (as recorded in \(i.successful_exclusive\)) Action:

1. record in \(i.successful_exclusive\) that the store-exclusive was made to fail; and
2. update the state of \(i\) to `PLAIN (res_cont (false))`.

Note the promise-success transition is enabled before the store-exclusive commits, and we do not require it to have a fully-determined address or to be non-restartable. As a result, a store-exclusive that has already promised its success might be restarted. Since other instructions may rely on its promise, the restart will not affect the value of \(i.successful_exclusive\). Instead, when the store-exclusive is restarted it will take the same promise/failure transition as before its restart — based on the value of \(i.successful_exclusive\).

**Initiate memory writes of store instruction, with their footprints** An instruction instance \(i\) with next state `WRITE_EA(write_kind, address, size, next_state')` can announce its pending write footprint. Action:

1. construct the appropriate write requests:
   - if \(address\) is aligned to \(size\) then \(ws\) is a single write request of \(size\) bytes to \(address\);
   - otherwise \(ws\) is a set of \(size\) write requests, each of one byte size, to the addresses \(address \ldots address+size-1\).
2. set \(i.mem Writes\) to \(ws\); and
3. update the state of \(i\) to `PLAIN next_state'`.
Note that at this point the write requests do not yet have their values. This state allows non-overlapping po-following writes to propagate.

**Instantiate memory write values of store instruction** An instruction instance $i$ with next state $\text{WRITE_MEMV(memory_value, write_cont)}$ can initiate the corresponding memory writes. Action:

1. split $\text{memory_value}$ between the write requests $i$.mem_writes; and
2. update the state of $i$ to $\text{PENDING_MEM_WRITES write_cont}$.

**Commit store instruction** For an uncommitted store instruction $i$ in state $\text{PENDING_MEM_WRITES write_cont}$, $i$ can commit if:

1. $i$ has fully determined data (i.e., the register reads cannot change, see §1.5);
2. all po-previous conditional branch instructions are finished;
3. all po-previous dmb sy and isb instructions are finished;
4. $\text{dmb ld/dmb st}$ all po-previous dmb ld instructions are finished;
5. $\text{release/acquire}$ all po-previous load-acquire instructions are finished;
6. all po-previous store instructions, except for store-exclusives that failed, have initiated and so have non-empty $\text{mem_writes}$;
7. $\text{release/acquire}$ if $i$ is a store-release, all po-previous memory access instructions are finished;
8. $\text{dmb ld/dmb st}$ all po-previous dmb st instructions are finished;
9. all po-previous memory access instructions have a fully determined memory footprint; and
10. all po-previous load instructions have initiated and so have non-empty $\text{mem_reads}$.

Action: record $i$ as committed.

**Propagate memory write** For an instruction $i$ in state $\text{PENDING_MEM_WRITES write_cont}$, and an unpropagated write, $\text{w}$ in $i$.mem_writes, the write can be propagated if:

1. all memory writes of po-previous store instructions that overlap $\text{w}$ have already propagated;
2. all read requests of po-previous load instructions that overlap with $\text{w}$ have already been satisfied, and (the load instruction) is non-restartable (see §1.5);
3. all read requests satisfied by forwarding $\text{w}$ are entirely satisfied; and
4. $\text{exclusive}$ no successful load-exclusive from a different thread has an outstanding lock on a write slice that overlaps with $\text{w}$.

Action:

1. restart any speculative instructions which have violated coherence as a result of this, i.e., for every non-finished instruction $\text{i'}$ po-after $i$ and every read request $\text{r'}$ of $\text{i'}$ that was satisfied from wss’, if there exists a write slice $\text{ws'}$ in wss’ that overlaps with $\text{w}$ and is not from $\text{w}$, and $\text{ws'}$ is not from a po-successor of $i$, restart $\text{i'}$ and its data-flow dependents;
2. record $\text{w}$ as propagated;
3. update the memory with $\text{w}$; and
4. $\text{exclusive}$ for every successful load-exclusive that has read from $\text{w}$ (by forwarding), add the slices of $\text{w}$ this load-exclusive read from to the set of write slices the read request of the load-exclusive is mapped to in the exclusives map.

**Complete store instruction (when its writes are all propagated)** A store instruction $i$ in state $\text{PENDING_MEM_WRITES write_cont}$, for which all the memory writes in $i$.mem_writes have been propagated, can be completed. Action: update the state of $i$ to $\text{PLAIN(write_cont(true))}$.

**Commit barrier** A barrier instruction $i$ in state $\text{PLAIN next_state}$ where $\text{next_state}$ is $\text{BARRIER(barrier_kind, next_state)}$ can be committed if:

1. all po-previous conditional branch instructions are finished;
(2) if \(i\) is a \texttt{dmb ld} instruction, all po-previous load instructions are finished;
(3) if \(i\) is a \texttt{dmb st} instruction, all po-previous store instructions are finished;
(4) all po-previous \texttt{dmb sy} barriers are finished;
(5) if \(i\) is an \texttt{isb} instruction, all po-previous memory access instructions have fully determined memory footprints; and
(6) if \(i\) is a \texttt{dmb sy} instruction, all po-previous memory access instructions and barriers are finished.

Note that this differs from the previous Flowing and POP models: There barriers committed in program-order and potentially re-ordered in the storage subsystem. Here the thread subsystem is weakened to subsume the re-ordering of Flowing’s (and POP’s) storage subsystem.

Action: update the state of \(i\) to \texttt{PLAIN next\_state’}.

Register read An instruction instance \(i\) with next state \texttt{READ\_REG(reg\_name, read\_cont)} can do a register read if every instruction instance that it needs to read from has already performed the expected register write.

Let \texttt{read\_sources} include, for each bit of \texttt{reg\_name}, the write to that bit by the most recent (in program order) instruction instance that can write to that bit, if any. If there is no such instruction, the source is the initial register value from \texttt{initial\_register\_state}. Let \texttt{register\_value} be the assembled value from \texttt{read\_sources}. Action:

1. add \texttt{reg\_name} to \(i\).\texttt{reg\_reads} with \texttt{read\_sources} and \texttt{register\_value}; and
2. update the state of \(i\) to \texttt{PLAIN (read\_cont(register\_value))}.

Register write An instruction instance \(i\) with next state \texttt{WRITE\_REG(reg\_name, register\_value, next\_state’)} can do the register write. Action:

1. add \texttt{reg\_name} to \(i\).\texttt{reg\_writes} with \texttt{write\_deps} and \texttt{register\_value}; and
2. update the state of \(i\) to \texttt{PLAIN next\_state’}.

where \texttt{write\_deps} is the set of all \texttt{read\_sources} from \(i\).\texttt{reg\_reads} and a flag that is set to true if \(i\) is a load instruction that has already been entirely satisfied.

Pseudocode internal step An instruction instance \(i\) with next state \texttt{INTERNAL(next\_state’)} can do that pseudocode-internal step. Action: Update the state of \(i\) to \texttt{PLAIN next\_state’}.

Finish instruction A non-finished instruction \(i\) with next state \texttt{DONE} can be finished if:

1. if \(i\) is a load instruction:
   a. all po-previous \texttt{dmb sy} and \texttt{isb} instructions are finished;
   b. all po-previous \texttt{dmb ld} instructions are finished;
   c. all po-previous load-acquire instructions are finished;
   d. it is guaranteed that the values read by the read requests of \(i\) will not cause coherence violations, i.e., for any po-previous instruction instance \(i’\), let \texttt{cfp} be the combined footprint of propagated writes from store instructions po-between \(i\) and \(i’\) and fixed writes that were forwarded to \(i\) from store instructions po-between \(i\) and \(i’\) including \(i’\), and let \(\texttt{cfp’}\) be the complement of \(\texttt{cfp}\) in the memory footprint of \(i\). If \(\texttt{cfp’}\) is not empty:
      i. \(i’\) has a fully determined memory footprint;
      ii. \(i’\) has no unpropagated memory write that overlaps with \(\texttt{cfp’}\); and
      iii. If \(i’\) is a load with a memory footprint that overlaps with \(\texttt{cfp’}\), then all the read requests of \(i’\) that overlap with \(\texttt{cfp’}\) are satisfied and \(i’\) can not be restarted (see §1.5).
   Here a memory write is called fixed if it is the write of a non-exclusive-store instruction that has fully determined data.
   d. if \(i\) is a load-acquire, all po-previous store-release instructions are finished;
Action:
(1) if \( i \) is a branch instruction, discard any untaken path of execution, i.e., remove any (non-finished) instructions that are not reachable by the branch taken in \( \text{instruction\_tree} \); and
(2) record the instruction as finished, i.e., set \( \text{finished} \) to \( \text{true} \).

1.5 Auxiliary Definitions

**Fully determined** An instruction is said to have fully determined footprint if the memory reads feeding into its footprint are finished: A register write \( w \), of instruction \( i \), with the associated \( \text{write\_deps} \) from \( \text{i.reg\_writes} \) is said to be **fully determined** if one of the following conditions hold:

1. \( i \) is finished; or
2. the load flag in \( \text{write\_deps} \) is \( \text{false} \) and every register write in \( \text{write\_deps} \) is fully determined.

An instruction \( i \) is said to have a **fully determined data** if all the register writes of \( \text{read\_sources} \) in \( \text{i.reg\_reads} \) are fully determined. An instruction \( i \) is said to have a **fully determined memory footprint** if all the register writes of \( \text{read\_sources} \) in \( \text{i.reg\_reads} \) that are associated with registers that feed into \( i \)'s memory access footprint are fully determined.

**Restart condition** To determine if instruction \( i \) might be restarted we use the following recursive condition: \( i \) is a non-finished instruction and at least one of the following holds,

1. there exists an unpropagated write \( w \) such that applying the action of the Propagate memory write transition to \( s \) will result in the restart of \( i \);
2. there exists a non-finished load instruction \( l \) such that applying the action of the Satisfy memory read from memory transition to \( l \) will result in the restart of \( i \) (even if \( l \) is already entirely satisfied); or
3. there exists a non-finished instruction \( i' \) that might be restarted and \( i \) is in its data-flow dependents (including po-successors of load-acquire instructions).

1.6 Remarks about load/store exclusive instructions

The MCA ARMv8 architecture intends that the success bit of store exclusives does not introduce dependencies, to allow (e.g.) hardware optimisations that dynamically replace load/store exclusive pairs by atomic read-modify-write operations that can execute in the memory subsystem and therefore be guaranteed to succeed. The ARMv8-axiomatic definition assumes all address/data/control dependencies to be from reads, not writes. In the operational model, matching this weakness has proved to be difficult: it means the operational model must be able to promise the success or failure of a store-exclusive instruction even before any of its registers reads/writes have been done, so before the store-exclusive’s address and data are available. The early success promises are the source of deadlocks in the operational model. To illustrate this consider, for example, the following litmus test and a state where both \( a \) and \( e \) are satisfied and finished, and where \( b \) and \( f \) are not propagated. Then \( d \) can promise its success, locking memory location \( x \), and \( h \) can promise its success, locking location \( y \). But now there is a deadlock:

- For \( d \) to propagate \( c \) has to be committed and hence \( b \) propagated.
- But \( b \) cannot propagate since \( y \) is locked.
- For \( h \) to propagate \( g \) has to be committed and hence \( f \) propagated.
- But \( f \) cannot propagate since \( x \) is locked.
Similar situations arise from cases where there are other barriers or release/acquire instructions in-between the load and the store exclusive, or if the store exclusive has additional dependencies that the load exclusive does not have. These are cases that are not really intended to be supported by the architecture.

The model can also currently deadlock if a load and a store-exclusive are paired successfully but later turn out to have different addresses: if the store-exclusive promises its success before its address is known it locks the matched load-exclusive’s memory location; when they later turns out to be to a different addresses it never unlocks it. This issue can be fixed, but it is currently still being clarified what exactly the architecturally allowed behaviour should be.

REFERENCES