## An overview of Jaroslav Ševčík's

trace-set transformation semantics from "Safe Optimisations for Shared-Memory Concurrent Programs" (PLDI'11)

Jean Pichon

24th of September 2014

## Goal

Replacement memory model for Java, for which common subexpression elimination is sound (and other typical optimisations too).
N.B. This is not the case for the current Java Memory Model.

## Idea

Starting from the "naive" trace-set, the semantics is given by the closure of the trace-set under reorderings and optimisations.

Reordering and elimination of memory actions one by one on thread-local trace-sets.

## Trace-sets

Thread

$$
\mathrm{y}={ }_{\mathrm{NA}} \mathrm{x}_{\mathrm{NA}}
$$

has naive trace-set (the prefix-closure of)

$$
\left\{R_{N A} \times 0 \quad W_{N A} y 0, \quad R_{N A} \times 1 \quad W_{N A} y 1, \ldots\right\}
$$

(one for each value in the domain of x ).

## Reordering

Reorder two adjacent memory actions in a (thread-local) trace.
Example: thread $\mathrm{x}={ }_{\mathrm{NA}} 1 ; \mathrm{y}==_{\mathrm{NA}} 2$ has naive trace-set (the prefix closure of) $\left\{\mathrm{W}_{\mathrm{NA}} \mathrm{x} 1 \mathrm{~W}_{\mathrm{NA}} \mathrm{y} 2\right\}$.

Now, because the two writes in the trace $W_{N A} \times 1 W_{N A} y 2$ are 1) at two different locations,
2) not volatile,
3) non-dependent (here, because they are writes) ${ }^{1}$, they can be reordered:

$$
W_{\mathrm{NA}} \times 1 \mathrm{~W}_{\mathrm{NA}} \mathrm{y} 2 \rightarrow \mathrm{~W}_{\mathrm{NA}} \text { y } 2 \mathrm{~W}_{\mathrm{NA}} \times 1
$$

Note: therefore, $\mathrm{y}={ }_{\mathrm{NA}} 2 ; \mathrm{x}={ }_{\mathrm{NA}} 1$ is a valid "optimisation".

[^0]
## Roach motel reordering

Roach motel reordering is a design goal of Java².
Non-atomic actions can be moved after a lock or volatile read:

$$
t_{1} W_{N A} \times 1 \mathrm{~L} \ell t_{2} \rightarrow t_{1} \mathrm{~L} \ell \mathrm{~W}_{\mathrm{NA}} \times 1 t_{2}
$$

but not the other way around!
Symmetrically, non-atomic actions can be moved before an unlock or volatile write:

$$
t_{1} \mathrm{U} \ell \mathrm{~W}_{\mathrm{NA}} \times 1 t_{2} \rightarrow t_{1} \mathrm{~W}_{\mathrm{NA}} \times 1 \quad \mathrm{U} \ell t_{2}
$$

> ${ }^{2}$ to the best of my knowledge, it is not done by any compiler, at least for C - please tell me if I'm wrong, I would really like to know!

## Optimisations: release/acquire pairs

Definition: A release/acquire pair ${ }^{3}$ is the pair (in that order) of a volatile write and a volatile read (not necessarily to the same location), or of an unlock and lock (not necessarily of the same lock).

Motivation: this is enough to enforce synchronisation.

$$
\begin{aligned}
& \mathrm{d}={ }_{\mathrm{NA}} 0 \\
& \mathrm{x}=\mathrm{e}_{\mathrm{v}} 1 .
\end{aligned}
$$



## Peephole optimisations: RaR, WaR, RaW, OWE

We can define elimination of redundant read after read, redundant write after read, redundant read after write, and overwritten write.

For example, read after read:

$$
t_{1} R_{\mathbb{N A}} \times 1 t_{2} R_{\mathrm{NA}} \times 1 t_{3} \rightarrow t_{1} R_{\mathrm{NA}} \times 1 t_{2} t_{3}
$$

if $t_{2}$ does not contain any release/acquire pair.
...and overwritten write:

$$
t_{1} \mathrm{~W}_{\mathrm{NA}} \times 1 t_{2} \mathrm{~W}_{\mathrm{NA}} \times 2 t_{3} \rightarrow t_{1} t_{2} \mathrm{~W}_{\mathrm{NA}} \times 2 t_{3}
$$

if $t_{2}$ does not contain any release/acquire pair.

## Irrelevant read elimination

If the trace-set contains all the traces of the form
$t_{1} \mathrm{R}_{\mathrm{NA}} \mathrm{xv} t_{2}$, for all values v in the domain of x , then that read is irrelevant, and can be removed, to yield trace $t_{1} t_{2}$.

For example, thread

$$
\mathrm{z}={ }_{\mathrm{NA}} 1 ; \mathrm{y}==_{\mathrm{NA}} \mathrm{x}_{\mathrm{NA}} * 0
$$

has (naive) trace-set

$$
\left\{W_{N A} z 1 R_{N A} \times 0 \quad W_{N A} y 0, \quad W_{N A} z 1 R_{N A} \times 1 W_{N A} y 0, \ldots\right\}
$$

so it also has optimised trace

$$
\mathrm{W}_{\mathrm{NA}} \mathrm{z} 1 \mathrm{~W}_{\mathrm{NA}} \mathrm{y} 0
$$

## Dependencies: LB vs. LB+datas

How to check for dependency: the inverse image (by the transformation) of the prefixes of the transformed trace have to be in the trace-set.

LB is allowed to return 42/42 for non-volatile:
$\mathrm{x}_{\mathrm{NA}} ; \mathrm{y}={ }_{\mathrm{NA}} 42$ has naive trace-set (the prefix-closure of)

$$
\left\{\mathrm{R}_{\mathrm{NA}} \times 0 \quad \mathrm{~W}_{\mathrm{NA}} \mathrm{y} 42, \quad \mathrm{R}_{\mathrm{NA}} \times 42 \quad \mathrm{~W}_{\mathrm{NA}} \text { y } 42\right\}
$$

so the closure also contains, by IRE, $\mathrm{W}_{\mathrm{NA}}$ y 42 , so it also contains $W_{N A} y 42 R_{N A} \times 0$ and $W_{N A} y 42 R_{N A} \times 42$.
$L B+$ datas is not allowed to return $42 / 42$ :

$$
\left\{\mathrm{R}_{\mathrm{NA}} \times 0 \quad \mathrm{~W}_{\mathrm{NA}} \text { y } 0, \quad \mathrm{R}_{\mathrm{NA}} \times 42 \mathrm{~W}_{\mathrm{NA}} \text { y } 42\right\}
$$

## Conclusion

Advantages:

- Clean (I didn't explain the subtleties of the technical setup, but the ideas were there)
- DRF-SC theorem
- Validates common subexpression elimination and other expected optimisations
- Validates C++'s 29.3p9 weak no-OOTA (I think)
- Proof of soundness for typical optimisations on the source
- Cheap to implement on TSO: non-atomic reads and writes can be mapped to plain reads and writes, because all TSO behaviour is accepted by the model
Disadvantages:
- Only considers thread-local optimisations
- Unknown implementation cost on Power/ARM

This page intentionally left blank.


[^0]:    ${ }^{1}$ see later

