# Automated Reasoning and Formal Verification





# Automated Reasoning and Formal Verification

- What is verification by automated reasoning?
- Direct theorem proving versus embedded theorem proving
- Examples (Fox, Hurd, Slind)
- Theorem provers as tool implementation platforms
- Debugging versus proof of correctness, proof as IP
- Conclusions, opinions



## What is verification by automated reasoning

#### Use of a theorem prover to aid verification. Here's an arbitrary selection of applications:

parts of processors (e.g. pipelines, floating point units), whole processors, crypto hardware, security protocols, synchronization protocols, distributed algorithms, synthesis, system properties (e.g. separation), compilers, code transformation, high level code, machine code, proof carrying code, meta-theorems about property/hardware/software/design languages, flight control systems, railway signalling, ...

#### Broad interpretation of theorem proving includes most FV methods

Verification task	Theorem proving technique	Theorems proved
boolean equivalence	propositional algorithms (BDD, SAT etc)	$\vdash (B_1 = B_2)$
model checking	fixpoint calculation, automata algorithms etc	$\vdash(\mathcal{M}\models P)$
assertion checking	decision procedures, first-order methods	$\vdash f$
proof of correctness	induction, heuristic search, interactive proof	$\vdash \mathcal{F}$



## **Direct versus embedded theorem proving**







## **Direct versus embedded theorem proving**

Theorem prover can be used directly ..... or embedded in a tool







Direct proving mainly for traditional heroic proofs

Embedded proving common for cool new verification applications



## **Direct and embedded theorem proving**

- Direct proving mainly for traditional heroic proofs
  - substantial user guidance needed
  - e.g. processor proofs, verification of floating point algorithms
  - e.g. non verification proofs: Gödel's theorem, consistency of AC

Embedded proving common for cool new verification applications



### **Direct and embedded theorem proving**

- Direct proving mainly for traditional heroic proofs
  - substantial user guidance needed
  - e.g. processor proofs, verification of floating point algorithms
  - e.g. non verification proofs: Gödel's theorem, consistency of AC

- Embedded proving common for cool new verification applications
  - can invoke automatic 'proof engines'
  - hides formal logic stuff
  - slot into standard design/verification flows



## **Direct and embedded theorem proving**

- Direct proving mainly for traditional heroic proofs
  - substantial user guidance needed
  - e.g. processor proofs, verification of floating point algorithms
  - e.g. non verification proofs: Gödel's theorem, consistency of AC
  - Example: ARM6 verification
- Embedded proving common for cool new verification applications
  - can invoke automatic 'proof engines'
  - hides formal logic stuff
  - slot into standard design/verification flows
  - Example: PSL/Sugar semantics directed tools



Traditional application of theorem proving since 1980s



Traditional application of theorem proving since 1980s

• academic processors:

Tamarack, Viper, SECD, FM8501/FM9001, VAMP

fragments of commercial processors:
 Sun, HP, Intel, IBM, AMD, Rockwell-Collins



Traditional application of theorem proving since 1980s

• academic processors:

Tamarack, Viper, SECD, FM8501/FM9001, VAMP

fragments of commercial processors:
 Sun, HP, Intel, IBM, AMD, Rockwell-Collins

Now feasible for complete commercial off-the-shelf (COTS) processors



- Traditional application of theorem proving since 1980s
  - academic processors:

Tamarack, Viper, SECD, FM8501/FM9001, VAMP

- fragments of commercial processors:
  Sun, HP, Intel, IBM, AMD, Rockwell-Collins
- Now feasible for complete commercial off-the-shelf (COTS) processors
  - improved theorem proving
  - small processors for mobile applications

- Traditional application of theorem proving since 1980s
  - academic processors:

Tamarack, Viper, SECD, FM8501/FM9001, VAMP

- fragments of commercial processors:
  Sun, HP, Intel, IBM, AMD, Rockwell-Collins
- Now feasible for complete commercial off-the-shelf (COTS) processors
  - improved theorem proving
  - small processors for mobile applications
- But is it worthwhile?



Implementatations of all instructions of ARM6 formally verified

► What have we learned?

What does ARM think?

Mike Gordon, Strachey Lecture, 20 Jan 2004



- Implementatations of all instructions of ARM6 formally verified
  - abstractions of a cycle-accurate pipeline implementations
  - took about a person year ..... fairly traditional heroic proof

What have we learned?

What does ARM think?

University of Cambridge

6-a/27

Implementatations of all instructions of ARM6 formally verified

- abstractions of a cycle-accurate pipeline implementations
- took about a person year ..... fairly traditional heroic proof
  - \* used the "Swansea algebraic method" of Harman & Tucker
  - \* could have been done 15 years ago (with much more effort)

What have we learned?

What does ARM think?



- Implementatations of all instructions of ARM6 formally verified
  - abstractions of a cycle-accurate pipeline implementations
  - took about a person year ..... fairly traditional heroic proof
    - \* used the "Swansea algebraic method" of Harman & Tucker
    - \* could have been done 15 years ago (with much more effort)
- What have we learned?
  - time needed to prove correct small COTS processors
  - value of effective symbolic execution (already known by Boyer/Moore)
  - lots of low level 'how to' details
- What does ARM think?

Iniversity of Cambridge

- Implementatations of all instructions of ARM6 formally verified
  - abstractions of a cycle-accurate pipeline implementations
  - took about a person year ..... fairly traditional heroic proof
    - \* used the "Swansea algebraic method" of Harman & Tucker
    - \* could have been done 15 years ago (with much more effort)
- What have we learned?
  - time needed to prove correct small COTS processors
  - value of effective symbolic execution (already known by Boyer/Moore)
  - lots of low level 'how to' details
- What does ARM think?
  - unimpressed by time taken
  - verification is debugging, not assurance



Find bugs, not proofs

Real value is assurance that there are no bugs

Mike Gordon, Strachey Lecture, 20 Jan 2004



### **Debugging versus assurance: opinions are divided**

#### Find bugs, not proofs

Proofs have low value. Counter-examples have very high value.

Counter-example technologies have seen tremendous advances over last few years.

Proof technologies have not made much progress.

Design teams that try a revolutionary path (e.g., "proving correctness") will miss

their next tapeouts and be out of business (or out of jobs).

[http://www.O-in.com/papers/DAC02Pr.PDF]

Real value is assurance that there are no bugs



### **Debugging versus assurance: opinions are divided**

#### Find bugs, not proofs

Proofs have low value. Counter-examples have very high value. Counter-example technologies have seen tremendous advances over last few years. Design teams that try a revolutionary path (e.g., "proving correctness") will miss their next tapeouts and be out of business (or out of jobs). [http://www.O-in.com/papers/DAC02Pr.PDF]

Real value is assurance that there are no bugs



### **Debugging versus assurance: opinions are divided**

#### Find bugs, not proofs

#### Real value is assurance that there are no bugs

... senior staff engineer at XXXX, said formal verification has two possible applications finding bugs in RTL code, and gaining assurance of zero bugs prior to tapeout. "What we've found at XXXX, although we do find bugs, is that the real value of formal verification is the assurance," ...

[http://www.eedesign.com/story/OEG20030606S0017]



Finding bugs has immediate value



#### Finding bugs has immediate value

Rational people resist change as long as they can get the job done using current methods.

[http://www.O-in.com/papers/DAC02Pr.PDF]



#### Finding bugs has immediate value

Rational people resist change as long as they can get the job done using current methods.

[http://www.O-in.com/papers/DAC02Pr.PDF]



#### Finding bugs has immediate value

Rational people resist change as long as they can get the job done using current methods. [http://www.0-in.com/papers/DAC02Pr.PDF]

- 100% coverage
- added value, especially in security applications



#### Finding bugs has immediate value

Rational people resist change as long as they can get the job done using current methods. [http://www.0-in.com/papers/DAC02Pr.PDF]

- 100% coverage
- added value, especially in security applications
- Full correctness assurance is possible now, and the cost is falling!



#### Finding bugs has immediate value

Rational people resist change as long as they can get the job done using current methods. [http://www.O-in.com/papers/DAC02Pr.PDF]

- 100% coverage
- added value, especially in security applications
- Full correctness assurance is possible now, and the cost is falling!
  - theorem proving methods getting better and better
  - computers faster and cheaper, so deep proof search more practical
  - reusable IP needs specifications with correctness assurance



Current debugging flow (functional)



- Current debugging flow (functional)
  - first find obvious bugs (initial sanity checking)
  - next do systematic debugging using coverage tools (Vera, Specman)
  - use FV point tools to find 'high value' bugs



- Current debugging flow (functional)
  - first find obvious bugs (initial sanity checking)
  - next do systematic debugging using coverage tools (Vera, Specman)
  - use FV point tools to find 'high value' bugs
- Incrementally add



- Current debugging flow (functional)
  - first find obvious bugs (initial sanity checking)
  - next do systematic debugging using coverage tools (Vera, Specman)
  - use FV point tools to find 'high value' bugs
- Incrementally add
  - correctness of high level algorithms (e.g. floating point)
  - bigger properties by deductively combining results of traditional FV



- Current debugging flow (functional)
  - first find obvious bugs (initial sanity checking)
  - next do systematic debugging using coverage tools (Vera, Specman)
  - use FV point tools to find 'high value' bugs
- Incrementally add
  - correctness of high level algorithms (e.g. floating point)
  - bigger properties by deductively combining results of traditional FV
- Need smooth transition from debugging to assurance



9-d/27

- Current debugging flow (functional)
  - first find obvious bugs (initial sanity checking)
  - next do systematic debugging using coverage tools (Vera, Specman)
  - use FV point tools to find 'high value' bugs
- Incrementally add
  - correctness of high level algorithms (e.g. floating point)
  - bigger properties by deductively combining results of traditional FV
- Need smooth transition from debugging to assurance
  - current testbench tools have some FV (property checking)
  - next generation testbenches should have access to theorem proving
  - move from coverage metrics to total coverage

- Current debugging flow (functional)
  - first find obvious bugs (initial sanity checking)
  - next do systematic debugging using coverage tools (Vera, Specman)
  - use FV point tools to find 'high value' bugs
- Incrementally add
  - correctness of high level algorithms (e.g. floating point)
  - bigger properties by deductively combining results of traditional FV
- Need smooth transition from debugging to assurance
  - current testbench tools have some FV (property checking)
  - next generation testbenches should have access to theorem proving
  - move from coverage metrics to total coverage
- How to combine debugging FV with assurance theorem proving?


Add checking and simulation to a theorem prover

Add theorem proving to a model checker

Build new verification platform



- Add checking and simulation to a theorem prover
  - start with user guided prover, add fast execution & model checking
  - efficiently decide properties in subset of a powerful logic
  - Examples: Acl2, PVS, HOL
- Add theorem proving to a model checker

Build new verification platform



- Add checking and simulation to a theorem prover
  - start with user guided prover, add fast execution & model checking
  - efficiently decide properties in subset of a powerful logic
  - Examples: Acl2, PVS, HOL
- Add theorem proving to a model checker
  - start with property checker, add deductive layer
  - combine properties, manage abstraction
  - Examples: Cadence SMV, Intel's ThmTac
- Build new verification platform



- Add checking and simulation to a theorem prover
  - start with user guided prover, add fast execution & model checking
  - efficiently decide properties in subset of a powerful logic
  - Examples: Acl2, PVS, HOL
- Add theorem proving to a model checker
  - start with property checker, add deductive layer
  - combine properties, manage abstraction
  - Examples: Cadence SMV, Intel's ThmTac
- Build new verification platform
  - Example: Intel's Forte/*reFLect*

- Add checking and simulation to a theorem prover
  - start with user guided prover, add fast execution & model checking
  - efficiently decide properties in subset of a powerful logic
  - Examples: Acl2, PVS, HOL
- Add theorem proving to a model checker
  - start with property checker, add deductive layer
  - combine properties, manage abstraction
  - Examples: Cadence SMV, Intel's ThmTac
- Build new verification platform
  - Example: Intel's Forte/*reFLect*
- Issues





- Add checking and simulation to a theorem prover
  - start with user guided prover, add fast execution & model checking
  - efficiently decide properties in subset of a powerful logic
  - Examples: Acl2, PVS, HOL
- Add theorem proving to a model checker
  - start with property checker, add deductive layer
  - combine properties, manage abstraction
  - Examples: Cadence SMV, Intel's ThmTac
- Build new verification platform
  - Example: Intel's Forte/*reFLect*
- Issues
  - security versus efficiency (assurance versus debugging)
  - programmability (ease-of-use versus fliexibility and power)



Start with interactive 'LCF style' proof assistant for higher order logic



- Start with interactive 'LCF style' proof assistant for higher order logic
  - theorem tagging to track provenance



- Start with interactive 'LCF style' proof assistant for higher order logic
  - theorem tagging to track provenance
- Add execution capability



- Start with interactive 'LCF style' proof assistant for higher order logic
  - theorem tagging to track provenance
- Add execution capability
  - modified kernel to handle explicit substitutions (Barras)
  - future: faster non fully expansive execution via compilation (Slind)



- Start with interactive 'LCF style' proof assistant for higher order logic
  - theorem tagging to track provenance
- Add execution capability
  - modified kernel to handle explicit substitutions (Barras)
  - future: faster non fully expansive execution via compilation (Slind)
- Add property checking technology



- Start with interactive 'LCF style' proof assistant for higher order logic
  - theorem tagging to track provenance
- Add execution capability
  - modified kernel to handle explicit substitutions (Barras)
  - future: faster non fully expansive execution via compilation (Slind)
- Add property checking technology
  - BDD representations for QBFs
  - external BDD package for specialised rules (e.g. image computation)
  - file interface to SAT packages (zChaff, Grasp, SATO)

- Start with interactive 'LCF style' proof assistant for higher order logic
  - theorem tagging to track provenance
- Add execution capability
  - modified kernel to handle explicit substitutions (Barras)
  - future: faster non fully expansive execution via compilation (Slind)
- Add property checking technology
  - BDD representations for QBFs
  - external BDD package for specialised rules (e.g. image computation)
  - file interface to SAT packages (zChaff, Grasp, SATO)
- Applications

- Start with interactive 'LCF style' proof assistant for higher order logic
  - theorem tagging to track provenance
- Add execution capability
  - modified kernel to handle explicit substitutions (Barras)
  - future: faster non fully expansive execution via compilation (Slind)
- Add property checking technology
  - BDD representations for QBFs
  - external BDD package for specialised rules (e.g. image computation)
  - file interface to SAT packages (zChaff, Grasp, SATO)
- Applications
  - fully expansive model checker (BDDs + SAT for refinements) Amjad
  - puzzleTool: rewrite puzzle descriptions to QBFs, solve with BDDs



Show formal semantics is not just documentation



- Show formal semantics is not just documentation
  - can run the Language Reference Manual (LRM)



- Show formal semantics is not just documentation
  - can run the Language Reference Manual (LRM)
- Correctness primary, efficiency secondary



- Show formal semantics is not just documentation
  - can run the Language Reference Manual (LRM)
- Correctness primary, efficiency secondary
  - but need sufficient efficiency!



- Show formal semantics is not just documentation
  - can run the Language Reference Manual (LRM)
- Correctness primary, efficiency secondary
  - but need sufficient efficiency!
- Programming methodology, not new verification algorithms



- Show formal semantics is not just documentation
  - can run the Language Reference Manual (LRM)
- Correctness primary, efficiency secondary
  - but need sufficient efficiency!
- Programming methodology, not new verification algorithms
  - EDA tools with theorem prover inside (*c.f.* PROSPER)



# Use theorem proving to generate tools from semantics

Mike Gordon, Strachey Lecture, 20 Jan 2004







# **Compare with generating tools from syntax**

Mike Gordon, Strachey Lecture, 20 Jan 2004



14-b/27

## **Compare with generating tools from syntax**





# Accellera's PSL (formerly IBM's Sugar 2.0)

- PSL is a property specification language combining
  - boolean expressions (Verilog syntax)
  - patterns (Sequential Extended Regular Expressions SEREs)
  - LTL formulas (Foundation language FL)
  - CTL formulas (Optional Branching Extension OBE)
- Designed both for model checking and simulation testbenches
- Intended to be the industry standard



















 $\vdash$ 

 $\vdash$ 

# **TOOL1: executing the semantics**

By rewriting and evaluation (PSL in red, HOL in blue):

Mike Gordon, Strachey Lecture, 20 Jan 2004



By rewriting and evaluation (PSL in red, HOL in blue):

 $\vdash s_0s_1s_2s_3s_4s_5s_6s_7s_8s_9 \models p \land \texttt{next!} f = s_0 \models p \land s_1s_2s_3s_4s_5s_6s_7s_8s_9 \models f$  $\vdash$ 



By rewriting and evaluation (PSL in red, HOL in blue):

 $\vdash s_0s_1s_2s_3s_4s_5s_6s_7s_8s_9 \models p \land \texttt{next!} f = s_0 \models p \land s_1s_2s_3s_4s_5s_6s_7s_8s_9 \models f$ 

 $\vdash \{a\}\{a,b\}\{b\} \models a \land \texttt{next!}b = \mathsf{T}$ 



By rewriting and evaluation (PSL in red, HOL in blue):

 $\vdash \ s_0 s_1 s_2 s_3 s_4 s_5 s_6 s_7 s_8 s_9 \models p \land \texttt{next!} f \ = \ s_0 \models p \ \land \ s_1 s_2 s_3 s_4 s_5 s_6 s_7 s_8 s_9 \models f$ 

 $\vdash \{a\}\{a,b\}\{b\} \models a \land \texttt{next!}b = \mathsf{T}$ 

LRM semantics of the until-operator not directly executable



By rewriting and evaluation (PSL in red, HOL in blue):

 $\vdash s_0 s_1 s_2 s_3 s_4 s_5 s_6 s_7 s_8 s_9 \models p \land \texttt{next!} f = s_0 \models p \land s_1 s_2 s_3 s_4 s_5 s_6 s_7 s_8 s_9 \models f$ 

 $\vdash \{a\}\{a,b\}\{b\} \models a \land \texttt{next!}b = \mathsf{T}$ 

LRM semantics of the until-operator not directly executable  $w \models [f_1 \ U \ f_2] = \exists k \in [0 \dots |w|). \ w^k \models f_2 \land \forall j \in [0 \dots k). \ w^j \models f_1$ 



By rewriting and evaluation (PSL in red, HOL in blue):

 $\vdash s_0s_1s_2s_3s_4s_5s_6s_7s_8s_9 \models p \land \texttt{next!} f = s_0 \models p \land s_1s_2s_3s_4s_5s_6s_7s_8s_9 \models f$ 

 $\vdash \{a\}\{a,b\}\{b\} \models a \land \texttt{next!}b = \mathsf{T}$ 

- ► LRM semantics of the until-operator not directly executable  $w \models [f_1 \ U \ f_2] = \exists k \in [0 ... |w|). \ w^k \models f_2 \land \forall j \in [0 ... k). \ w^j \models f_1$
- Standard reformulation makes it directly executable



#### 17-f/27

# **TOOL1: executing the semantics**

By rewriting and evaluation (PSL in red, HOL in blue):

 $\vdash s_0s_1s_2s_3s_4s_5s_6s_7s_8s_9 \models p \land \texttt{next!} f = s_0 \models p \land s_1s_2s_3s_4s_5s_6s_7s_8s_9 \models f$ 

 $\vdash \{a\}\{a,b\}\{b\} \models a \land \texttt{next!}b = \mathsf{T}$ 

LRM semantics of the until-operator not directly executable  $w \models [f_1 \ U \ f_2] = \exists k \in [0 \ .. \ |w|). \ w^k \models f_2 \land \forall j \in [0 \ .. \ k). \ w^j \models f_1$ 

Standard reformulation makes it directly executable

 $\vdash w \models [f_1 \ U \ f_2] = |w| > 0 \land (w \models f_2 \lor w \models f_1 \land w^1 \models [f_1 \ U \ f_2])$ 


#### **TOOL1: executing the semantics**

By rewriting and evaluation (PSL in red, HOL in blue):

 $\vdash s_0s_1s_2s_3s_4s_5s_6s_7s_8s_9 \models p \land \texttt{next!} f = s_0 \models p \land s_1s_2s_3s_4s_5s_6s_7s_8s_9 \models f$ 

 $\vdash \ \{a\}\{a,b\}\{b\} \models a \land \texttt{next!}b \ = \ \texttt{T}$ 

- ► LRM semantics of the until-operator not directly executable  $w \models [f_1 \ U \ f_2] = \exists k \in [0 ... |w|). \ w^k \models f_2 \land \forall j \in [0 ... k). \ w^j \models f_1$
- Standard reformulation makes it directly executable  $\vdash w \models [f_1 \ U \ f_2] = |w| > 0 \land (w \models f_2 \lor w \models f_1 \land w^1 \models [f_1 \ U \ f_2])$
- ▶ If  $f_1$ ,  $f_2$  are boolean expressions and the path is arbitrary of length 5:



#### **TOOL1: executing the semantics**

By rewriting and evaluation (PSL in red, HOL in blue):

 $\vdash s_0s_1s_2s_3s_4s_5s_6s_7s_8s_9 \models p \land \texttt{next!} f = s_0 \models p \land s_1s_2s_3s_4s_5s_6s_7s_8s_9 \models f$ 

 $\vdash \ \{a\}\{a,b\}\{b\} \models a \land \texttt{next!}b \ = \ \texttt{T}$ 

► LRM semantics of the until-operator not directly executable  $w \models [f_1 \ U \ f_2] = \exists k \in [0 ... |w|). \ w^k \models f_2 \land \forall j \in [0 ... k). \ w^j \models f_1$ 

Standard reformulation makes it directly executable  $\vdash w \models [f_1 \ U \ f_2] = |w| > 0 \land (w \models f_2 \lor w \models f_1 \land w^1 \models [f_1 \ U \ f_2])$ 

▶ If  $f_1$ ,  $f_2$  are boolean expressions and the path is arbitrary of length 5:

$$\vdash s_0 s_1 s_2 s_3 s_4 \models [b_1 \ U \ b_2] =$$

$$s_0 \models b_2 \lor$$

$$s_0 \models b_1 \land (s_1 \models b_2 \lor s_1 \models b_1 \land$$

$$(s_2 \models b_2 \lor s_2 \models b_1 \land (s_3 \models b_2 \lor s_3 \models b_1 \land s_4 \models b_2)))$$



#### Matching regular expressions by proof

PSL formulas may contain regular expressions

## (Hurd)

18/27



PSL formulas may contain regular expressions

Matching regular expressions by proof

Semantics of PSL regular expressions is self-explanatory

 $(w \models b \qquad = (|w| = 1) \land w_0 \models b)$  $\wedge$  $(w \models r_1; r_2 = \exists w_1 w_2. (w = w_1 w_2) \land w_1 \models r_1 \land w_2 \models r_2)$  $\wedge$  $(w \models r_1 : r_2 = \exists w_1 w_2 l. (w = w_1[l]w_2) \land w_1[l] \models r_1 \land [l]w_2 \models r_2) \land$  $(w \models \{r_1\} \mid \{r_2\} = w \models r_1 \lor w \models r_2)$  $\wedge$  $(w \models \{r_1\}\&\&\{r_2\} = w \models r_1 \land w \models r_2)$  $\wedge$  $(w \models r[*] = \exists wlist. (w = \text{Concat } wlist) \land \text{Every}(\lambda w. w \models r) wlist)$ 

(Hurd)



Matching regular expressions by proof

# PSL formulas may contain regular expressions Semantics of PSL regular expressions is self-explanatory $\begin{array}{ll} (w \models b & = (|w| = 1) \land w_0 \models b) \\ (w \models r_1; r_2 & = \exists w_1 w_2. \ (w = w_1 w_2) \land w_1 \models r_1 \land w_2 \models r_2) \end{array}$ $(w \models r_1 : r_2 = \exists w_1 w_2 l. (w = w_1[l]w_2) \land w_1[l] \models r_1 \land [l]w_2 \models r_2) \land$

$$\begin{array}{l} (w \models \{r_1\} \mid \{r_2\} &= w \models r_1 \lor w \models r_2) \\ (w \models \{r_1\} \& \& \{r_2\} &= w \models r_1 \land w \models r_2) \\ (w \models r[*] &= \exists wlist. (w = \mathsf{Concat} wlist) \land \mathsf{Every}(\lambda w. w \models r) wlist) \end{array}$$



(Hurd)

 $\wedge$ 

# Matching regular expressions by proof

- PSL formulas may contain regular expressions
- Semantics of PSL regular expressions is self-explanatory

- ► Make executable by proving  $\vdash \forall w r. w \models r = Match r w$ 
  - where:
    - Match is an executable matcher for regular expressions



(Hurd)

Called "suffix implication", semantics is:

 $w \models \{r\}(f) = \forall j \in [0 \dots |w|). \ w^{0,j} \models r \Rightarrow w^j \models f$ 



Called "suffix implication", semantics is:

 $w \models \{r\}(f) \ = \ \forall j \in [0 \ .. \ |w|). \ w^{0,j} \models r \Rightarrow w^j \models f$ 

Define an efficient executable function Check so that, for example:

Check  $r f [x_0; x_1; x_2; x_3] =$ (Match  $r [x_0] \Rightarrow f[x_0; x_1; x_2; x_3]) \land$ (Match  $r [x_0; x_1] \Rightarrow f[x_1; x_2; x_3]) \land$ (Match  $r [x_0; x_1; x_2] \Rightarrow f[x_2; x_3]) \land$ (Match  $r [x_0; x_1; x_2; x_3] \Rightarrow f[x_3])$ 



Called "suffix implication", semantics is:

 $w \models \{r\}(f) = \forall j \in [0 \dots |w|). \ w^{0,j} \models r \Rightarrow w^j \models f$ 

Define an efficient executable function Check so that, for example:

Check  $r f [x_0; x_1; x_2; x_3] =$ (Match  $r [x_0] \Rightarrow f[x_0; x_1; x_2; x_3]) \land$ (Match  $r [x_0; x_1] \Rightarrow f[x_1; x_2; x_3]) \land$ (Match  $r [x_0; x_1; x_2] \Rightarrow f[x_2; x_3]) \land$ (Match  $r [x_0; x_1; x_2; x_3] \Rightarrow f[x_3])$ 

Then prove

 $\vdash \forall w \ r \ f. \ w \models \{r\}(f) = \mathsf{Check} \ r \ (\lambda \ x. \ x \models f) \ w$ 



Called "suffix implication", semantics is:

 $w \models \{r\}(f) = \forall j \in [0 \dots |w|). \ w^{0,j} \models r \Rightarrow w^j \models f$ 

Define an efficient executable function Check so that, for example:

Check  $r f [x_0; x_1; x_2; x_3] =$ (Match  $r [x_0] \Rightarrow f[x_0; x_1; x_2; x_3]) \land$ (Match  $r [x_0; x_1] \Rightarrow f[x_1; x_2; x_3]) \land$ (Match  $r [x_0; x_1; x_2] \Rightarrow f[x_2; x_3]) \land$ (Match  $r [x_0; x_1; x_2; x_3] \Rightarrow f[x_3])$ 

#### Then prove

 $\vdash \forall w \ r \ f. \ w \models \{r\}(f) = \mathsf{Check} \ r \ (\lambda \ x. \ x \models f) \ w$ 

Rewrite with this, then execute

Mike Gordon, Strachey Lecture, 20 Jan 2004



#### **Example illustrating TOOL1**

PSL Reference Manual Example 2, page 45

time	0	1	2	3	_4	5	6	7	8	9
clk1 a	0 0	1 0	0 0		-		0 0	1 0	0 0	1 0
b	0	0	0	0	0	1	0	1	1	0
С	1	0	0	0	0	1	1	0	0	0
clk2	1	0	0	1	0	0	1	0	0	1

Define w to be this path, so w is:

Can evaluate in SML, or via a command line wrapper

Example: to evaluate (c && next!(a until b))@clk1 at all times in w:

```
% pslcheck -all \
    -fl '(c && next!(a until b))@clk1' \
    -path '{c,clk2}{clk1}{}{clk1,a,clk2}{a}{clk1,a,b,c}{c,clk2}{clk1,b}{b}{clk1,clk2}'
> > true at times 4,5,10
```



Mike Gordon, Strachey Lecture, 20 Jan 2004



Teaching and learning tool for exploring semantics 



- Teaching and learning tool for exploring semantics
- Checking one has the right property before using it in verification



- Teaching and learning tool for exploring semantics
- Checking one has the right property before using it in verification
- Post simulation analysis (path is generated by simulator)



- Teaching and learning tool for exploring semantics
- Checking one has the right property before using it in verification
- Post simulation analysis (path is generated by simulator)
  - compare with "TransEDA VN-Property" property checker and analyzer
  - our tools much slower but not necessary too slow!
  - guaranteed PSL compliant by construction: golden reference



- TOOL1: semantic calculator
- TOOL2: checker compiler (Hurd)
- **TOOL3:** symbolic  $\mu$ -calculus model checker (Amjad)



- TOOL1: semantic calculator
  - match regexps using automata; evaluate formulas recursively
- TOOL2: checker compiler (Hurd)
- TOOL3: symbolic  $\mu$ -calculus model checker (Amjad)



- TOOL1: semantic calculator
  - match regexps using automata; evaluate formulas recursively
- TOOL2: checker compiler (Hurd)
  - compile regexps to automata, then 'pretty print' to HDL (Verilog)
- TOOL3: symbolic  $\mu$ -calculus model checker (Amjad)



- TOOL1: semantic calculator
  - match regexps using automata; evaluate formulas recursively
- TOOL2: checker compiler (Hurd)
  - compile regexps to automata, then 'pretty print' to HDL (Verilog)
- **TOOL3:** symbolic  $\mu$ -calculus model checker (Amjad)
  - use BDD representation judgements to link HOL terms to BDDs





- TOOL1: semantic calculator
  - match regexps using automata; evaluate formulas recursively
- TOOL2: checker compiler (Hurd)
  - compile regexps to automata, then 'pretty print' to HDL (Verilog)
- **TOOL3:** symbolic  $\mu$ -calculus model checker (Amjad)
  - use BDD representation judgements to link HOL terms to BDDs
- No new algorithms, but maybe a new kind of logic programming

Mike Gordon, Strachey Lecture, 20 Jan 2004



- Verification tools use theorem proving
  - code derived (manually) from semantics by proof
  - tools use embedded theorem proving when they execute





- Verification tools use theorem proving
  - code derived (manually) from semantics by proof
  - tools use embedded theorem proving when they execute
- Correct by construction
  - PSL semantics will evolve for at least another year





- Verification tools use theorem proving
  - code derived (manually) from semantics by proof
  - tools use embedded theorem proving when they execute
- Correct by construction
  - PSL semantics will evolve for at least another year
- Theorem prover as implementation platform





23 - d/27

- Verification tools use theorem proving
  - code derived (manually) from semantics by proof
  - tools use embedded theorem proving when they execute
- Correct by construction
  - PSL semantics will evolve for at least another year
- Theorem prover as implementation platform
  - prototyping standards compliant tools
  - theorem proving is slow
  - maybe OK for some industrial strength *performance-non-critical* tools





23-e/27

- Verification tools use theorem proving
  - code derived (manually) from semantics by proof
  - tools use embedded theorem proving when they execute
- Correct by construction
  - PSL semantics will evolve for at least another year
- Theorem prover as implementation platform
  - prototyping standards compliant tools
  - theorem proving is slow ..... but not necessarily too slow
  - maybe OK for some industrial strength *performance-non-critical* tools



#### Future research idea: generating ESL design tools

SANTA CLARA, Calif., June 16, 2003 XXXX, Inc. the leading supplier of configurable and extensible microprocessor cores, today introduced XXXX XXXX, the first integrated design environment (IDE) for SOC development that integrates software development, processor optimization and multiple-processor system-on-chip (SOC) architecture tools into one common design environment. XXXXs XXXX IDE is a visual environment with a host of new automation tools that makes creating XXX processor-based SOC hardware and software much easier. [http://www.tensilica.com/html/pr\_2003\_06\_16a.html]

#### Future research idea: generating ESL design tools

- SANTA CLARA, Calif., June 16, 2003 XXXX, Inc. the leading supplier of configurable and extensible microprocessor cores, today introduced XXXX XXXX, the first integrated design environment (IDE) for SOC development that integrates software development, processor optimization and multiple-processor system-on-chip (SOC) architecture tools into one common design environment. XXXXs XXXX IDE is a visual environment with a host of new automation tools that makes creating XXX processor-based SOC hardware and software much easier. [http://www.tensilica.com/html/pr\_2003\_06\_16a.html]
- Generate bespoke verifier for XXX processor?
  - input processor specification
  - generate analysis tools for XXX-based ESL platform
  - not performace critical, so implementation by deduction plausible



Already exists design IP and property IP



- Already exists design IP and property IP
  - e.g. ARM designs and AMBA golden properties



- Already exists design IP and property IP
  - e.g. ARM designs and AMBA golden properties
- What about high level specification and proof IP?



- Already exists design IP and property IP
  - e.g. ARM designs and AMBA golden properties
- What about high level specification and proof IP?
  - design IP needs multilevel specifications (RTL, behavioral)



- Already exists design IP and property IP
  - e.g. ARM designs and AMBA golden properties
- What about high level specification and proof IP?
  - design IP needs multilevel specifications (RTL, behavioral)
- Specifications are more valuable if correct



- Already exists design IP and property IP
  - e.g. ARM designs and AMBA golden properties
- What about high level specification and proof IP?
  - design IP needs multilevel specifications (RTL, behavioral)
- Specifications are more valuable if correct
  - sell validated component specifications



- Already exists design IP and property IP
  - e.g. ARM designs and AMBA golden properties
- What about high level specification and proof IP?
  - design IP needs multilevel specifications (RTL, behavioral)
- Specifications are more valuable if correct
  - sell validated component specifications
- Design tweaks need verification tweeks

- Already exists design IP and property IP
  - e.g. ARM designs and AMBA golden properties
- What about high level specification and proof IP?
  - design IP needs multilevel specifications (RTL, behavioral)
- Specifications are more valuable if correct
  - sell validated component specifications
- Design tweaks need verification tweeks
  - sell bespoke proof scripts to validate tweaks

**Quote from the web – Proof IP?** 

### PRODUCT OVERVIEW

XXXX: Conquers Toughest Verification Challenges with 100% Formal Proof

XXXX Pre-Built Proof Kits are available for a long list of industry standard interfaces. Pre-Built Proof Kits contain all the necessary spec-level requirements to prove interface compliance, delivering immediate benefits to users.





Getting theorem proving into real verification flows

Continue to advance state-of-the-art of theorem proving

More demonstrator projects

Make a market for specification and proof IP



- Getting theorem proving into real verification flows
  - Intel, AMD can do it; tough for small companies
  - proof engine deployment platform: *ProofStudio.net*
- Continue to advance state-of-the-art of theorem proving

More demonstrator projects

Make a market for specification and proof IP

Mike Gordon, Strachey Lecture, 20 Jan 2004



- Getting theorem proving into real verification flows
  - Intel, AMD can do it; tough for small companies
  - proof engine deployment platform: *ProofStudio.net*
- Continue to advance state-of-the-art of theorem proving
  - better integrate first order reasoning, equality & decision procedures
  - go beyond first order automation
- More demonstrator projects

Make a market for specification and proof IP



- Getting theorem proving into real verification flows
  - Intel, AMD can do it; tough for small companies
  - proof engine deployment platform: *ProofStudio.net*
- Continue to advance state-of-the-art of theorem proving
  - better integrate first order reasoning, equality & decision procedures
  - go beyond first order automation
- More demonstrator projects
  - hard to motivate as 'proof of concept' established
  - need more cost/benefit stories
- Make a market for specification and proof IP

#### **Future challenges ...... Long Live Theorem Proving!**

- Getting theorem proving into real verification flows
  - Intel, AMD can do it; tough for small companies
  - proof engine deployment platform: *ProofStudio.net*
- Continue to advance state-of-the-art of theorem proving
  - better integrate first order reasoning, equality & decision procedures
  - go beyond first order automation
- More demonstrator projects
  - hard to motivate as 'proof of concept' established
  - need more cost/benefit stories
- Make a market for specification and proof IP
  - need a convincing "value proposition" and "ROI" story

THE END

