

Specification and Verification II

- Topic of course is the *Specification and Verification of Hardware*
- Assumes familiarity with *Specification and Verification I* (which concerns software, particularly using Hoare logic)
- The two courses are really a single course

The notes contain general and background material for the course. Some of the material in them may not be covered in the lectures. Some details and examples are only presented in the lectures.

The examinable material is what is actually covered in the lectures

Starting today

- Hardware oriented Hoare logic examples
 - apply *Specification and Verification I* ideas to hardware
- Modelling data
 - words as numbers or as bit arrays
- Programs as hardware
 - synthesis to state machines
- Compare program behaviour with hardware behaviour
 - intermediate states visible
- Motivate temporal logic
 - need to specify more than relationship between input and final result

Hoare Logic, Higher Order Logic and Temporal Logic

- Hoare logic can be used to verify programs in HDLs
- Hoare logic can be embedded in higher order logic
 - see last part of *Specification and Verification I*
- Higher order logic will be used to represent hardware structures
- Temporal logic (see later):
 - is used to specify properties
 - can be embedded in higher order logic
- Hoare Logic is for data reasoning, temporal logic for time (control)
- Need to choose appropriate logic – all live inside higher order logic
- Goal: software and hardware modelled in same language
 - programming languages get hardware features: SystemC
 - hardware description languages get programming features: ...SystemVerilog

Hardware Oriented Programs

- Hoare logic can be used to verify hardware algorithms
 - can reason about programs to develop hardware
 - not yet 'Industry Standard' practice
 - interesting research direction: applications to hardware/software co-design?
- Hoare logic *ideas* appear in some industrial methods
 - Intel's Symbolic Trajectory Evaluation (STE)
{stimulus} <hardware model> {response}
 - Assertion Based Verification (ABV) for hardware
annotates HDL source with assertions

Hoare Logic applied to hardware algorithms

- Examples: addition and multiplication
- Initially natural numbers will represent words
 - leads to messy details
 - later a type of words is introduced
- We will multiply natural numbers a and b
 - assume they can be represented with n bits

• Write ab to abbreviate $a \times b$

- a_i is i -th bit of the binary representation of a
(a_0 being the least significant bit)

$$a = 2^{n-1}a_{n-1} + 2^{n-2}a_{n-2} + \dots + 2^0a_0$$

hence

$$\begin{aligned} ab &= (2^{n-1}a_{n-1} + 2^{n-2}a_{n-2} + \dots + 2^0a_0)b \\ &= 2^{n-1}a_{n-1}b + 2^{n-2}a_{n-2}b + \dots + 2^0a_0b \\ &= a_{n-1}2^{n-1}b + a_{n-2}2^{n-2}b + \dots + a_02^0b \end{aligned}$$

Binary multiplication algorithm

- Multiplying by 2 corresponds to:
 - shifting one place to the left
 - adding a 0 as the least significant bit
- Denote this operation by $b \mapsto b \cdot 0$:

$$\begin{aligned} 2^0b &= b \\ 2^1b &= b \cdot 0 \\ 2^2b &= b \cdot 00 \\ &\vdots \\ 2^nb &= b \cdot \underbrace{0 \dots 0}_{n \text{ 0's}} \end{aligned}$$

- Recall: $ab = a_{n-1}2^{n-1}b + a_{n-2}2^{n-2}b + \dots + a_02^0b$
- Thus product of a and b is given by the sum:

$$\begin{array}{r} a_0b \\ + a_1b \cdot 0 \\ + a_2b \cdot 00 \\ + a_3b \cdot 000 \\ \vdots \\ + a_{n-1}b \cdot 0 \dots 0 \end{array}$$

- the i^{th} row is either all zeros (if a_i is 0)
- or b shifted i places to the left (if a_i is 1)
- a, b need n -bits \Rightarrow product needs $2n$ bits

Extracting bits and subwords

- Let $A[n]$ denote the n -th bit of the binary representation of A
- $A[n]$ is a number 1 or 0
- $A[0]$ is the least significant bit
- Thus:

$$A[n] = (A \text{ div } 2^n) \text{ mod } 2$$

- Define $A[m : n]$ to be the **numerical value** of the word comprising bits n upto to m of A :

$$\begin{cases} 2^{m-n}A[m] + 2^{m-n-1}A[m-1] + \dots + 2^0A[n] & \text{if } m > n \\ A[n] & \text{if } m = n \\ 0 & \text{if } m < n \end{cases}$$

- Later we'll represent words as bit-strings instead of as numbers

Hoare logic verification of a multiplier

- Add-shift multiplication program:

```
I := 0; PROD := 0;
WHILE I < N DO
  BEGIN PROD := PROD + A[I] × (2I × B);
        I := I + 1;
  END
```

- Annotated Hoare specification:

```
{A = a ∧ B = b ∧ a < 2N ∧ b < 2N ∧ N > 0}
I := 0; PROD := 0;
WHILE I < N DO {I ≤ N ∧ 2IA[N-1 : I]B + PROD = ab}
  BEGIN PROD := PROD + A[I] × (2I × B);
        I := I + 1;
  END
{PROD = a × b}
```

- Routine (not trivial) to verify using Hoare Logic

- reasoning about div and mod is *horrible*

Using FOR-commands instead of WHILE

```

⊢ {A = a ∧ B = b ∧ a < 2N ∧ b < 2N ∧ N > 0}
  PROD := 0;
  FOR I := 0 UNTIL N-1 DO
    BEGIN PROD := PROD + A[I] × B;
          B := 2 × B;
    END
  {PROD = a × b}

```

- Program corresponds directly to hardware (i.e. more like HDL)


- three registers A, B and PROD
- initially PROD is set to 0
- A and B contain numbers to be multiplied

- I-th step of the multiplication:

- adding $A[I] \times B$ to PROD
- then shifting B one bit to the left (i.e. multiplying it by 2)

Textbook multiplier

- Simple textbook add-shift multiplier:



- Optimised version of naive algorithm
- Can apply Hoare logic methods to verify correctness
 - see notes for (horrible) details of Hoare-style proof

Words as bit-strings (see notes for full details)

- Distinguish words from numbers – different type
 - Advantages: corresponds more to intuition – words have a size
 - Disadvantage: can't use off-the-shelf theory of arithmetic
- Size of a word is denoted by $|w|$
- n^{th} bit of w denoted by $w[n]$
- $w[m : n]$ denotes bits m to n of w
- The word corresponding to a bit b is $\mathbb{B}w(b)$
- $\mathbb{V}w(b)$ is the number represented by bit b
- $\mathbb{V}(w)$ is the natural number represented by word w
- $\mathbb{W}n$ maps number m to the n -bit word representing it
- Concatenation of w_1 with w_2 denoted by $w_1 \cdot w_2$
- $w\{n \leftarrow b\}$ denotes a word such that $w[n] = b$ and is identical to w at all other bit positions (pad w with 0s at left if $n \geq |w|$)
- The addition $w_1 \uplus w_2$ of w_1 and w_2 is defined by:

$$w_1 \uplus w_2 = \mathbb{W}(\max(|w_1|, |w_2|) + 1) (\mathbb{V}(w_1) + \mathbb{V}(w_2))$$
- $b.w$ equals w if $b = \text{T}$ and equals $\mathbb{W} |w| 0$ if $b = \text{F}$

Words vs bits

- $w[n : n]$ is the 1-bit word consisting of $w[n]$
- $w[n] : \text{bool}$
- $w[n : n] : \text{word}$
- Bits and 1-bit words are different types
- The word corresponding to a bit b is $\mathbb{B}w(b)$
- Thus: $\mathbb{B}w(b)[0] = b$

Representing Numbers

- Natural number:** $b_{n-1} \dots b_0$ represents

$$2^{n-1} \times b_{n-1} + 2^{n-2} \times b_{n-2} + \dots + 2^0 \times b_0$$

- Integer:** $b_{n-1} \dots b_0$ represents

$$-2^{n-1} \times b_{n-1} + 2^{n-2} \times b_{n-2} + \dots + 2^0 \times b_0$$

- this is the two's complement representation

- $V(w)$ is the natural number represented by a w

$$V(b_{n-1} \dots b_0) = 2^{n-1} \times b_{n-1} + 2^{n-2} \times b_{n-2} + \dots + 2^0 \times b_0$$

- Words can represent other values

- e.g. floating point numbers; opcodes

- $Bv(b)$ is the number represented by b

$$Bv(T) = 1 \quad \text{and} \quad Bv(F) = 0$$

Arithmetic on bits and words

- The sum of bits a and b and a carry-in bit c

- is computed by $a \oplus b \oplus c$ (where \oplus is 'exclusive or')

- and the carry-out by $(a \wedge b) \vee (c \wedge (a \oplus b))$

- This is verified by:

$$Bv(a \oplus b \oplus c) = (Bv(a) + Bv(b) + Bv(c)) \bmod 2$$

$$Bv((a \wedge b) \vee (c \wedge (a \oplus b))) = (Bv(a) + Bv(b) + Bv(c)) \text{ div } 2$$

Verification by enumeration


- Sum:**

a	b	c	$Bv(a \oplus b \oplus c)$	$(Bv(a) + Bv(b) + Bv(c)) \bmod 2$
1	1	1	1	1
1	1	0	0	0
1	0	1	0	0
1	0	0	1	1
0	1	1	0	0
0	1	0	1	1
0	0	1	1	1
0	0	0	0	0

- Carry:**

a	b	c	$Bv((a \wedge b) \vee (c \wedge (a \oplus b)))$	$(Bv(a) + Bv(b) + Bv(c)) \text{ div } 2$
1	1	1	1	1
1	1	0	1	1
1	0	1	1	1
1	0	0	0	0
0	1	1	1	1
0	1	0	0	0
0	0	1	0	0
0	0	0	0	0

Verification of a ripple-carry adder of any size



- Let R be:

$$2^I Bv(CARRY) + V(SUM[I-1:0]) = V(A[I-1:0]) + V(B[I-1:0]) \wedge \\ A = w_1 \wedge B = w_2$$

- Consider the following annotated specification:

$$\{A = w_1 \wedge B = w_2 \wedge SUM = W \ N \ 0 \wedge CARRY = F \ \wedge \\ |w_1| \leq N \wedge |w_2| \leq N \ N > 0\}$$

FOR I := 0 UNTIL N-1 DO {R}

BEGIN

SUM[I] := A[I] \oplus B[I] \oplus CARRY;

CARRY := (A[I] \wedge B[I]) \vee (CARRY \wedge (A[I] \oplus B[I]));

END

$$\{2^N Bv(CARRY) + V(SUM[N-1:0]) = V(A[N-1:0]) + V(B[N-1:0])\}$$

$$A = w_1 \wedge B = w_2\}$$

- A, B are N-bit words, SUM, CARRY are truthvalues, I is an integer

- Proof horrible (omitted)

Word multiplication program

- Simple add-shift multiplication

- Annotated correctness specification:

```
{V(A) = a ∧ V(B) = b ∧ PROD = W(2N)0 ∧
|A| ≤ N ∧ |B| ≤ N ∧ N > 0}
FOR I := 0 UNTIL N-1 DO
  {2IV(A[N-1 : I])b + V(PROD) = ab ∧ V(B) = 2Ib}
BEGIN
  PROD := PROD ⊕ A[I].B;
  B := B 0
END
{V(PROD) = ab}
```

- Can generate VCs and prove them (horrible – omitted)

Topic shift: From programs to hardware (i.e. synthesis)

- Consider a ripple-carry adder

```
FOR I := 0 UNTIL N-1 DO
  BEGIN
    SUM[I] := A[I] ⊕ B[I] ⊕ CARRY;
    CARRY := (A[I] ∧ B[I]) ∨ (CARRY ∧ (A[I] ⊕ B[I]));
  END
```

- If a particular value of N is fixed, then the program can be unrolled into the normal circuit for an adder.

- For example take N = 3 to get:

```
FOR I := 0 UNTIL 2 DO
  BEGIN
    SUM[I] := A[I] ⊕ B[I] ⊕ CARRY;
    CARRY := (A[I] ∧ B[I]) ∨ (CARRY ∧ (A[I] ⊕ B[I]));
  END
```

N=3 adder

- 3-bit adder:

```
FOR I := 0 UNTIL 2 DO
  BEGIN
    SUM[I] := A[I] ⊕ B[I] ⊕ CARRY;
    CARRY := (A[I] ∧ B[I]) ∨ (CARRY ∧ (A[I] ⊕ B[I]));
  END
```

- Assuming initially CARRY = F; FOR-command unrolls to:

```
SUM[0] := A[0] ⊕ B[0] ⊕ F;
CARRY := (A[0] ∧ B[0]) ∨ (F ∧ (A[0] ⊕ B[0]));
SUM[1] := A[1] ⊕ B[1] ⊕ CARRY;
CARRY := (A[1] ∧ B[1]) ∨ (CARRY ∧ (A[1] ⊕ B[1]));
SUM[2] := A[2] ⊕ B[2] ⊕ CARRY;
CARRY := (A[2] ∧ B[2]) ∨ (CARRY ∧ (A[2] ⊕ B[2]));
```

- Symbolically executing yields logic equations:

```
SUM[0] := A[0] ⊕ B[0];
SUM[1] := A[1] ⊕ B[1] ⊕ (A[0] ∧ B[0]);
SUM[2] := A[2] ⊕ B[2] ⊕
  ((A[1] ∧ B[1]) ∨ ((A[0] ∧ B[0]) ∧ (A[1] ⊕ B[1])));
CARRY := (A[2] ∧ B[2]) ∨
  (((A[1] ∧ B[1]) ∨ ((A[0] ∧ B[0]) ∧ (A[1] ⊕ B[1]))) ∧
  (A[2] ⊕ B[2]));
```

Combinational logic

- Derived program is combinational logic:

```
SUM[0] := A[0] ⊕ B[0];
SUM[1] := A[1] ⊕ B[1] ⊕ (A[0] ∧ B[0]);
SUM[2] := A[2] ⊕ B[2] ⊕
  ((A[1] ∧ B[1]) ∨
  ((A[0] ∧ B[0]) ∧ (A[1] ⊕ B[1])));
CARRY := (A[2] ∧ B[2])
  ∨
  (((A[1] ∧ B[1]) ∨
  ((A[0] ∧ B[0]) ∧ (A[1] ⊕ B[1]))) ∧
  (A[2] ⊕ B[2]));
```

- These are independent assignments

- boolean expressions for computing the values of SUM and CARRY directly in terms of the A[0], A[1], A[2], B[0], B[1] and B[2]

- This process yields logic for adders of arbitrary (fixed) bit-widths

- Hoare Logic verifies *any* adder generated this way

What about non-combinational logic?

- Unrolling commands to combinational logic is sensible for the adder
- Less so for multipliers
 - straightforward to unroll a multiplier into combinational logic
 - but resulting Boolean expressions will be huge
 - evaluating in one clock cycle likely to make the cycle time too slow
- Usually multipliers are sequential machines
 - compute the product over a number of cycles
 - might do the add and shift in a single cycle which would take N cycles
 - might do add and shift on separate cycles, taking $2N$ shorter cycles
- Decision of whether to implement a particular function as combinational or sequential logic, and if sequential, how much to do each cycle, is a decision which depends on engineering issues

Specifying cycles

- Abstract view of multiplier:
 - computes a single state change
 - from initial values of the registers
 - to final values
- Adequate for functional correctness
 - i.e. it does multiplication
- Less abstract views needed for timing analysis


HDLs and events

- HDLs allow operations to be scheduled to clock cycles
- Statements can be prefixed by `@`
 - the symbol `@` introduces an *event control*
- Multiplier that takes N cycles:


```
FOR I := 0 UNTIL N-1 DO
  @R := (R[0].B ⊕ R[2N-1:N]) R[N-1:1]
```
- Multiplier that takes $2N$ cycles:


```
FOR I := 0 UNTIL N-1 DO
  BEGIN
    @SUM := R[0].B ⊕ R[2N-1:N];
    @R := SUM R[N-1:1]
  END
```
- In Verilog, event controls can be more detailed
 - `@(posedge clk)` or `@(negedge clk)`

$R = \text{CARRY-P-A}$



Need more than Hoare Logic

- Programs with added event controls can still be reasoned about using Floyd Hoare logic
 - relation between initial and final state unchanged
 - `@`'s just determine intermediate states at clock ticks
- Consider this silly program:


```
FOR I := 0 UNTIL N-1 DO
  BEGIN
    @SUM := R[0].B ⊕ R[2N-1:N];
    B := -B;
    @R := SUM R[N-1:1];
    B := -B;
  END
```
- Same initial-final relation, but B oscillates
- Hoare specifications only deal with initial-final relation, not intermediate states
- *Temporal logic* enables properties of intermediate states to be specified
 - e.g. B stable (false for silly program above)

Division program from Specification and Verification I

- Division program:


```
R:=X;
Q:=0;
WHILE Y≤R DO
  BEGIN R:=R-Y; Q:=Q+1 END
```
- Implemented as a machine
 - registers X, Y, Q and R
 - a subtracter and incremter
 - on each cycle: subtract Y from R; add 1 to Q
- Specification and Verification I:
 - program executes once and stops (maybe)
- Specification and Verification II:
 - program executes continuously
 - body of loop executed as combinational logic


Our toy language becomes an HDL

- To emphasize the continuously-running nature of hardware, recast division program as (where FOREVER is WHILE T DO):


```
FOREVER
  IF Load=1
  THEN X:=In1; Y:=In2; DONE:=0; R:=X; Q:=0
  ELSE IF Y≤R THEN R:=R-Y; Q:=Q+1
  ELSE DONE:=1
```
- In1, In2 and Load are **inputs** whose value is determined by the environment (e.g. the user)
- X, Y, Q, R and DONE are **registers** whose value is set by the program
- Environment sets the input Load to 1 to initialise registers
- To perform a division:
 - Load is set to 0
 - and held at this value until DONE=1
 - so **the environment must ensure** that $DONE=0 \Rightarrow Load=0$

FOREVER C

- Each iteration step consists of
 - Circuit C computes new values of registers from current values and inputs
 - then updating the registers



Programs as temporal statements

- Would like a generalised Hoare Logic specification:
 - $\vdash \{ \text{If environment ensures always that: } DONE=0 \Rightarrow Load=0 \text{ and if Load is set to 1 when: } In1 = x \wedge In2 = y \}$
- ```
FOREVER
 IF Load=1
 THEN X:=In1; Y:=In2; DONE:=0; R:=X; Q:=0
 ELSE IF Y≤R THEN R:=R-Y; Q:=Q+1
 ELSE DONE:=1
```

  - *{Then x and y will be stored into X and Y and on the next cycle DONE will be set to 0 and sometime later DONE will be set to 1 and X and Y won't change until DONE is set to 1 and when DONE goes to 1 we have:  $x = R + y \times Q$ }*
- Stuff in red needs **Temporal Logic**

### Brief history of temporal logic

- 1950s: philosophers invent temporal logic (A.N. Prior of Oxford)
- 1970s: Burstall, Pnueli, Lamport use temporal logic for programs
- 1980s: Emerson, Clarke and other introduce model checking
- 1980s: hardware verification examples studied
- 1990s: model checking catches on:  
Intel hires many logicians for P7 verification. Uses STE.  
Currently developing higher order logic tools (*reFL<sup>ed</sup>*).
- 1997: Amir Pnueli gets the Turing Award in recognition of his contribution to the applications of temporal logic
- 2004: temporal notation for properties debated and standardised
  - semantics: CTL versus LTL
  - syntax: PSL and SVA 'aligned'
- 2005 onwards: Assertion Based Verification (ABV) grows
  - dynamic checking of properties by simulation (e.g. used at ARM)
  - static checking by model checking
- 2008: Clarke, Emerson & Sifakis get Turing prize for model checking
- 2008: Clarke gets 2008 CADE Herbrand Award
- **Note:** work on formal methods leads to high prestige awards!

### Rest of the course

- First look at 'raw' higher order logic for specification and verification
  - temporal logic is a notation for specifying properties of traces
  - first look at reasoning directly about traces in higher order logic
- Towards the end of the course we return to temporal logic
  - look at its constructs
  - semantics via a shallow embedding in higher order logic
  - look at the 'Industry Standard' logic PSL
  - overview some key ideas for **model checking** temporal logic properties



## Limitations of the Method


- Formal proof can't guarantee actual chips will work:
  - design models are not always accurate
  - there may be fabrication defects
- Specifications may not capture requirements:
  - large specifications may be unreadable
  - some input conditions may be ignored

## Modelling Hardware in Higher Order Logic

Original slides by Tom Melham and Michael Norrish  
(edited by Mike Gordon)

## Why Formal Specification?

Consider this device (J. Herbert's example):



This can be specified *informally* by


The input line *datain* accepts a stream of bits, and the output line *dataout* emits the same stream delayed by four cycles. The bus *out* is four bits wide. If the input *sample* is false then the 4-bit word at *out* is the last four bits input at *datain*. Otherwise, the output word is all zeros.

## Hardware Verification Method

- Classical method of hardware verification:
  1. write a specification of intended behaviour  
Spec
  2. write specifications of the design components  
Part-1, ... Part-*n*
  3. define a formal model of the design  
 $\vdash \text{Design} = \text{Part-1} + \dots + \text{Part-}n$
  4. formulate and prove correctness  
 $\vdash \text{Design satisfies Spec}$
- This general verification approach
  - underlies various specific formal methods
  - requires mechanized support for large designs
  - is usually applied hierarchically


## Specification Examples

- Simple combinational behaviour:



$$\vdash \text{Xor}(i_1, i_2, o) = (o = \neg(i_1 = i_2))$$

- Bidirectional wires:



$$\vdash \text{Ntran}(g, s, d) = (g \Rightarrow (d = s))$$


## Why Formal Specification?

The informal specification is

- vague: does ‘the last four bits input’ include the current bit?
- incomplete: what is the value at *dataout* during the first three cycles?
- unusable: a natural language specification can’t be simulated or compiled!

## Specification Examples

Sequential (time-dependent) behaviour:




$$\vdash \text{Dtype}(ck, d, q) = \forall t. q(t+1) = (\text{if Rise } ck \ t \ \text{then } d \ t \ \text{else } q \ t)$$

$$\vdash \text{Rise } ck \ t = \neg ck(t) \wedge ck(t+1)$$

## Formal Specification in HOL

- Consider the following device:




This is specified by a boolean term  $S[a, b, c, d]$  with free variables  $a, b, c$ , and  $d$ .

- The idea is that


- $a, b, c, d$  model externally-observable values
- $S[a, b, c, d] = \begin{cases} \text{T} & \text{if } a, b, c, \text{ and } d \text{ could occur} \\ & \text{simultaneously on the} \\ & \text{corresponding external wires of the} \\ & \text{device Dev} \\ \text{F} & \text{otherwise} \end{cases}$

## Composing Behaviours

- Consider the following two devices:



- Logical conjunction ( $\wedge$ ) models the effect of connecting components together:




## Specification of the Sampler

- We can specify the sampler formally by


$\forall t: \text{time.}$   
 $(\text{dataout}(t) = \text{datain}(t-4))$   
 $\wedge$   
 $(\text{out}(t) = \text{if } \text{sample}(t)$   
     then [F; F; F; F]  
     else [datain(t-4); datain(t-3);  
           datain(t-2); datain(t-1) ]])

## Hiding Internal Structure

- Consider the composite device



- Existential quantification ( $\exists$ ) models the effect of making wires internal to the design:



- Existential quantification is called a *hiding* operator—it ‘hides’ internal wires.

## Specification of the Sampler

- We can specify the sampler formally by

$\forall t: \text{time.}$   
 $(\text{dataout}(t) = \text{datain}(t-4))$   
 $\wedge$   
 $(\text{out}(t) = \text{if } \text{sample}(t)$   
     then [F; F; F; F]  
     else [datain(t-4); datain(t-3);  
           datain(t-2); datain(t-1) ]])

- The formal specification is
  - precise: ‘last four bits input’ doesn’t include current bit
  - complete: can infer that *dataout* equals *datain*(0) during the first three cycles.
  - usable: logic notation can be processed by machine

## Hierarchical Verification

The hierarchical verification method:


Level 0

Model:

$$\vdash M = \exists z. S_1 \wedge S_2$$

Correctness:

$$\vdash M \underset{F}{\text{sat}} S$$



Level 1

Models:


$$\vdash M_1 = \exists x. P_1 \wedge P_2$$

$$\vdash M_2 = \exists y. P_3 \wedge P_4$$

Correctness:

$$\vdash M_1 \underset{G}{\text{sat}} S_1$$

$$\vdash M_2 \underset{G}{\text{sat}} S_2$$



## Shallow embedding of Verilog

- Some typical structural Verilog

```
module COMP (p1, ..., pm);
 wire w1, ..., wn;
```

```
 COMP1 M1 (...);
```

```
 COMP2 M2 (...);
```

```
endmodule
```

- Assume formulas for COMP1, COMP2 already defined

- Logical representation:

$$\text{COMP}(p1, \dots, pm) = \exists w1 \dots wn. \text{COMP1}(\dots) \wedge \text{COMP2}(\dots)$$

## Hierarchical Design—Advantages

- Each type of module verified only once
  - the statement of its correctness will be reused many times
- Controls complexity through abstraction
  - each verification is done at the appropriate level of complexity

## Formulating Correctness

- A key part of formal hardware verification is formalizing what ‘correctness’ *means*.
- The strongest formulation is *equivalence*:

$$\vdash \forall v_1 \dots v_n. M[v_1, \dots, v_n] = S[v_1, \dots, v_n]$$

- For *partial* specifications, use *implication*:

$$\vdash \forall v_1 \dots v_n. M[v_1, \dots, v_n] \Rightarrow S[v_1, \dots, v_n]$$

- In general, the satisfaction relationship

$$\vdash M[v_1, \dots, v_n] \underset{abs}{\text{sat}} S[abs(v_1), \dots, abs(v_n)]$$


must be one of *abstraction*. The specification will be an abstraction of the design model. Various kinds of abstractions on signals (*abs*) will be discussed later.

## Design Model and Correctness

- We define the design model using composition and hiding, as follows:

$$\vdash \text{Inv}(i, o) =$$

$$\exists g p. \text{Pwr } p \wedge \text{Gnd } g \wedge \\ \text{Ntran}(i, g, o) \wedge \text{Ptran}(i, p, o)$$




- Correctness is formulated by the equivalence:

$$\vdash \forall i o. \text{Inv}(i, o) = (o = \neg i)$$

This follows by purely logical inference...

## A Simple Correctness Proof

- Here is the design of a CMOS inverter:
- Suppose we wish to verify that  $o = \neg i$ .
- There are three steps:
  - define a model of the circuit in logic
  - formulate the correctness of the circuit
  - prove the correctness of the circuit



## The Correctness Proof

- Definition of Inv:

$$\vdash \text{Inv}(i, o) =$$

$$\exists g p. \text{Pwr } p \wedge \text{Gnd } g \wedge \\ \text{Ntran}(i, g, o) \wedge \text{Ptran}(i, p, o)$$

- Expanding with definitions:

$$\vdash \text{Inv}(i, o) =$$

$$\exists g p. (p = \mathbf{T}) \wedge (g = \mathbf{F}) \wedge \\ (i \Rightarrow (o = g)) \wedge (\neg i \Rightarrow (o = p))$$

- By simple logical reasoning:

$$\vdash \text{Inv}(i, o) = (i \Rightarrow (o = \mathbf{F})) \wedge (\neg i \Rightarrow (o = \mathbf{T}))$$

## CMOS Primitives

- Formal specifications of primitives:

$$\begin{array}{c} g \\ | \\ \text{---} \text{---} \text{---} \\ | \\ s \text{---} \text{---} \text{---} d \end{array} \vdash \text{Ptran}(g, s, d) = (\neg g \Rightarrow (d = s))$$

$$\begin{array}{c} g \\ | \\ \text{---} \text{---} \text{---} \\ | \\ s \text{---} \text{---} \text{---} d \end{array} \vdash \text{Ntran}(g, s, d) = (g \Rightarrow (d = s))$$


$$\begin{array}{c} g \\ | \\ \text{---} \\ | \\ \text{---} \end{array} \vdash \text{Gnd } g = (g = \mathbf{F})$$

$$\begin{array}{c} \text{---} \\ | \\ p \end{array} \vdash \text{Pwr } p = (p = \mathbf{T})$$

- This is the so-called *switch model* of CMOS.

## Another Example

- An  $(n+1)$ -bit ripple-carry adder:



- We wish to prove that:

$$(2^{n+1} \times \text{cout}) + s = a + b + \text{cin}$$

- There are, as usual, three steps:
  - define a model of the circuit in logic
  - formulate the correctness of the circuit
  - prove the correctness of the circuit

## The Correctness Proof continued

- Simplifying gives:

$$\vdash \text{Inv}(i, o) = (i \Rightarrow \neg o) \wedge (\neg i \Rightarrow o)$$

- By the law of the contrapositive:

$$\vdash \text{Inv}(i, o) = (o \Rightarrow \neg i) \wedge (\neg i \Rightarrow o)$$

- By the definition of boolean equality:

$$\vdash \text{Inv}(i, o) = (o = \neg i)$$

- Generalizing the free variables gives:

$$\vdash \forall i o. \text{Inv}(i, o) = (o = \neg i)$$

## Defining the Model: types

- Specification uses numbers, i.e. values of type *num*
- Implementation uses words – values of type *word*
  - $n^{\text{th}}$  bit of  $w$  denoted by  $w[n]$
  - $w[m : n]$  denotes bits  $m$  to  $n$  of  $w$
  - $\text{Bv}(b)$  is the number represented by bit  $b$
  - $\text{V}(w)$  is the natural number represented by word  $w$
- Abstraction from words to numbers (data abstraction):

$$\vdash \text{Bv } b \quad = \text{ if } b \text{ then } 1 \text{ else } 0$$

$$\vdash \text{V } w[0 : 0] \quad = \text{Bv } w[0]$$


$$\vdash \text{V } w[n+1 : 0] \quad = 2^{n+1}(\text{Bv } w[n+1]) + \text{V } w[n : 0]$$

## Scope of the Method

- The inverter example is, of course, trivial!
- But the same method has been applied to
  - a commercial CMOS cell library
  - several complete microprocessors (e.g. ARM)
  - floating point algorithms and hardware
- Features of the approach:
  - the specification language is just logic
    - \* *logic can mimic HDL constructs*
  - the rules of reasoning are also pure logic
    - \* *special-purpose derived rules are possible*
  - big formal proofs require machine assistance

## Defining the Model

- Recursive view of an  $n+1$ -bit adder:




- Primitive recursive definition in logic:

$$\text{AdderImp}(0)(a, b, \text{cin}, s, \text{cout}) = \text{Add1}(a[0], b[0], \text{cin}, s[0], \text{cout})$$

$$\begin{aligned} \text{AdderImp } n (a, b, \text{cin}, s, \text{cout}) = \\ \exists c. \text{Add1}(a[n], b[n], c, s[n], \text{cout}) \wedge \\ \text{AdderImp}(n-1)(a[n-1:0], b[n-1:0], \text{cin}, s[n-1:0], c) \end{aligned}$$

## Defining the Model: recursive definition

- If  $n > 0$  an  $(n+1)$ -bit adder is built from an  $n$ -bit adder



## Formulation of Correctness

- Logical formulation of correctness:

$$\text{Spec } n (a, b, \text{cin}, s, \text{cout}) = ((2^{n+1} \text{cout}) + s = a + b + \text{cin})$$

$$\forall n \ a \ b \ \text{cin} \ s \ \text{cout}.$$

$$\text{AdderImp } n (a, b, \text{cin}, s, \text{cout})$$


$\Rightarrow$

$$\text{Spec } n (\forall a[n:0], \forall b[n:0], \forall \text{cin}, \forall s[n:0], \forall \text{cout})$$

- Note the data abstraction (*abs* in an earlier slide)
- This is easy to prove (done later in the course)

## Defining the Model: Add1

- Diagram of a 1-bit full adder:



- Lines *a*, *b*, *cin*, *sum* and *cout* carry boolean values
- Specification (note data abstraction from *bool* to *num*):

$$\begin{aligned} \text{Add1}(a, b, \text{cin}, \text{sum}, \text{cout}) = \\ (2 \times \text{Bv}(\text{cout}) + \text{Bv}(\text{sum}) = \text{Bv}(a) + \text{Bv}(b) + \text{Bv}(\text{cin})) \end{aligned}$$

## Formulating Correctness

- Then correctness is stated by:


$$\vdash \forall ck. \text{Inf}(\text{Rise } ck) \Rightarrow \\ \forall d q. \text{Dtype}(ck, d, q) \Rightarrow \\ \text{Del}(d \text{ when } (\text{Rise } ck), q \text{ when } (\text{Rise } ck))$$

- Note the formal *validity condition*:

$$\vdash \text{Inf } P = \forall t. \exists t'. t' > t \wedge P t'$$

## Temporal Abstraction

- Example—abstracting to unit delay:



- Notions of time involved:


- coarse grain of time—unit time = 1 clock cycle
- fine grain of time—unit time  $\approx$  1 gate delay

## Industry use of theorem proving

- Intel
  - floating point algorithms (uses HOL Light system)
  - hardware (uses internal tools Forte/reFL<sup>ect</sup>)
- AMD
  - floating point (uses ACL2 prover)
- Sun
  - high level architecture verification (PVS)
- Rockwell Collins
  - low level code verification (ACL2)
- .....
- Use of model checking widespread
  - discussed in latter part of the course

## Formulating Correctness

- A mapping between time-scales:



- Define the temporal abstraction functions:

$$\vdash \text{Timeof } P n = \text{the time on } t_c \text{ such that } P \text{ true for } n\text{th time}$$

$$\vdash \text{signal when } P = \text{signal} \circ (\text{Timeof } P)$$

where  $(f \circ g)x = f(g x)$  [ $\circ$  is function composition]




## Summary

- Specifying behaviour:
  - predicates— $S[a, b, c, d]$
- Specifying structure:
  - composition— $S_1[a, x] \wedge S_2[x, b]$
  - hiding— $\exists x. S_1[a, x] \wedge S_2[x, b]$
- Formulating correctness:
  - $\vdash \forall v_1 \dots v_n. M[v_1, \dots, v_n] = S[v_1, \dots, v_n]$
  - $\vdash \forall v_1 \dots v_n. M[v_1, \dots, v_n] \Rightarrow S[v_1, \dots, v_n]$
  - $\vdash \forall v_1 \dots v_n. M[v_1, \dots, v_n] \Rightarrow S[abs\ v_1, \dots, abs\ v_n]$
- Abstraction
  - data:  $w \mapsto V(w)$
  - temporal:  $sig \mapsto sig\ when\ (Rise\ clk)$

## A 1-bit CMOS full adder

- Here is a diagram of a 1-bit full adder:



- Lines  $a$ ,  $b$ ,  $cin$ ,  $sum$  and  $cout$  carry the boolean values T or F.

- Specification of the adder:

$$\text{Add1}(a, b, cin, sum, cout) \equiv (2 \times Bv(cout) + Bv(sum) = Bv(a) + Bv(b) + Bv(cin))$$


- A correct implementation has:

- lines  $a$ ,  $b$ ,  $cin$ ,  $sum$  and  $cout$
- constrains  $a$ ,  $b$ ,  $cin$ ,  $sum$  and  $cout$  so  $\text{Add1}(a, b, cin, sum, cout)$


## Implementation

- A CMOS implementation of the adder:

- lines with the same name are connected
- lines  $p_0, \dots, p_{11}$  are internal
- horizontal transistors are bidirectional



## Specification in logic



$$\text{Add1\_Imp}(a, b, cin, sum, cout) \equiv \exists p_0 p_1 p_2 p_3 p_4 p_5 p_6 p_7 p_8 p_9 p_{10} p_{11}.$$


$$\begin{aligned} & Ptran(p_1, p_0, p_2) \wedge Ptran(cin, p_0, p_3) \wedge Ptran(b, p_2, p_3) \wedge Ptran(a, p_2, p_4) \wedge \\ & Ptran(p_1, p_3, p_4) \wedge Ntran(a, p_4, p_5) \wedge Ntran(p_1, p_4, p_6) \wedge Ntran(b, p_5, p_6) \wedge \\ & Ntran(p_1, p_5, p_{11}) \wedge Ntran(cin, p_6, p_{11}) \wedge Ptran(a, p_6, p_7) \wedge Ptran(b, p_6, p_7) \wedge \\ & Ptran(a, p_0, p_8) \wedge Ptran(cin, p_7, p_1) \wedge Ptran(b, p_8, p_1) \wedge Ntran(cin, p_1, p_9) \wedge \\ & Ntran(b, p_1, p_{10}) \wedge Ntran(a, p_9, p_{11}) \wedge Ntran(b, p_9, p_{11}) \wedge Ntran(a, p_{10}, p_{11}) \wedge \\ & Pwr(p_0) \wedge Ptran(p_4, p_0, sum) \wedge Ntran(p_4, sum, p_{11}) \wedge \\ & Gnd(p_{11}) \wedge Ptran(p_1, p_0, cout) \wedge Ntran(p_1, cout, p_{11}) \end{aligned}$$

- Verify by Boolean algebra (tedious) or exhaustive enumeration

## An $n$ -bit adder

- $n$ -bit adder computes an  $n$ -bit sum and 1-bit carry-out from two  $n$ -bit inputs and a 1-bit carry-in

- Diagram:




- $cin$  and  $cout$  carry single bits, i.e. Booleans
- $a$ ,  $b$  and  $sum$  carry  $n$ -bit words
- Adder  $n$  specifies an  $n+1$ -bit adder !!!
- Example: Adder(3) specifies a 4-bit adder

## Specification

- The definition of Adder is:

$$\text{Adder}(n)(a, b, \text{cin}, \text{sum}, \text{cout}) \equiv \\ (2^{n+1} \times \text{Bv}(\text{cout}) + \text{V}(\text{sum}[n : 0]) = \\ \text{V}(a[n : 0]) + \text{V}(b[n : 0]) + \text{Bv}(\text{cin}))$$

- Diagram of implementation:



- By primitive recursion:

$$\text{Adder\_Imp}(0)(a, b, \text{cin}, \text{sum}, \text{cout}) \equiv \\ \text{Add1}(a[0], b[0], \text{cin}, \text{sum}[0], \text{cout})$$

$$\text{Adder\_Imp}(n+1)(a, b, \text{cin}, \text{sum}, \text{cout}) \equiv \\ \exists c. \text{Adder\_Imp}(n)(a, b, \text{cin}, \text{sum}, c) \wedge \\ \text{Add1}(a[n+1], b[n+1], c, \text{sum}[n+1], \text{cout})$$

## Verification:

- Prove **by induction** on  $n$  that for all  $n$ :

$$\text{Adder\_Imp}(n)(a, b, \text{cin}, \text{sum}, \text{cout}) \\ \Rightarrow \\ \text{Adder}(n)(a, b, \text{cin}, \text{sum}, \text{cout})$$

- Basis:**

$$\text{Adder\_Imp}(0)(a, b, \text{cin}, \text{sum}, \text{cout}) \\ \Rightarrow \\ \text{Adder}(0)(a, b, \text{cin}, \text{sum}, \text{cout})$$

- Expanding definitions of Adder\_Imp and Adder:

$$\text{Add1}(a[0], b[0], \text{cin}, \text{sum}[0], \text{cout}) \\ \Rightarrow \\ (2^{0+1} \times \text{Bv}(\text{cout}) + \text{V}(\text{sum}[0 : 0]) = \text{V}(a[0 : 0]) + \text{V}(b[0 : 0]) + \text{Bv}(\text{cin}))$$

- Expanding definition of Add1 and simplifying:

$$(2 \times \text{Bv}(\text{cout}) + \text{Bv}(\text{sum}[0]) = \text{Bv}(a[0]) + \text{Bv}(b[0]) + \text{Bv}(\text{cin})) \\ \Rightarrow \\ (2 \times \text{Bv}(\text{cout}) + \text{V}(\text{sum}[0 : 0]) = \text{V}(a[0 : 0]) + \text{V}(b[0 : 0]) + \text{Bv}(\text{cin}))$$

- Follows by  $\text{V}(w[0 : 0]) = \text{Bv}(w[0])$

## Induction step

- Step:**

$$(\text{Adder\_Imp}(n)(a, b, \text{cin}, \text{sum}, \text{cout}) \Rightarrow \\ \text{Adder}(n)(a, b, \text{cin}, \text{sum}, \text{cout})) \\ \Rightarrow \\ (\text{Adder\_Imp}(n+1)(a, b, \text{cin}, \text{sum}, \text{cout}) \Rightarrow \\ \text{Adder}(n+1)(a, b, \text{cin}, \text{sum}, \text{cout}))$$

- Assume:**

$$(\text{Adder\_Imp}(n)(a, b, \text{cin}, \text{sum}, \text{cout}) \Rightarrow \\ \text{Adder}(n)(a, b, \text{cin}, \text{sum}, \text{cout}))$$

- Then show:**

$$\text{Adder\_Imp}(n+1)(a, b, \text{cin}, \text{sum}, \text{cout}) \\ = \exists c. \text{Adder\_Imp}(n)(a, b, \text{cin}, \text{sum}, c) \wedge \\ \text{Add1}(a[n+1], b[n+1], c, \text{sum}[n+1], \text{cout}) \\ \Rightarrow \exists c. \text{Adder}(n)(a, b, \text{cin}, \text{sum}, c) \wedge \\ \text{Add1}(a[n+1], b[n+1], c, \text{sum}[n+1], \text{cout}) \\ = \exists c. (2^{n+1} \text{Bv}(c) + \text{V}(\text{sum}[n : 0]) = \text{V}(a[n : 0]) + \text{V}(b[n : 0]) + \text{Bv}(\text{cin})) \\ \wedge \\ (2 \text{Bv}(\text{cout}) + \text{Bv}(\text{sum}[n+1]) = \text{Bv}(a[n+1]) + \text{Bv}(b[n+1]) + \text{Bv}(c))$$

## Step continued

If:

$$(A = B) \wedge (C = D)$$

then it follows that ( $\Rightarrow$ )

$$(A + 2^{n+1}C) = (B + 2^{n+1}D)$$

hence:

$$\begin{aligned} \exists c. \frac{2^{n+1} \text{Bv}(c) + \text{V}(\text{sum}[n : 0])}{C} &= \frac{\text{V}(a[n : 0]) + \text{V}(b[n : 0]) + \text{Bv}(\text{cin})}{B} \\ \wedge \\ \frac{(2 \text{Bv}(\text{cout}) + \text{Bv}(\text{sum}[n+1]))}{C} &= \frac{\text{Bv}(a[n+1]) + \text{Bv}(b[n+1]) + \text{Bv}(c)}{D} \\ \Rightarrow \exists c. \frac{2^{n+1} \text{Bv}(c) + \text{V}(\text{sum}[n : 0])}{A} &+ \frac{2^{n+1} 2 \text{Bv}(\text{cout}) + 2^{n+1} \text{Bv}(\text{sum}[n+1])}{2^{n+1} D} \\ &= \frac{\text{V}(a[n : 0]) + \text{V}(b[n : 0]) + \text{Bv}(\text{cin})}{B} \\ &+ \frac{2^{n+1} \text{Bv}(a[n+1]) + 2^{n+1} \text{Bv}(b[n+1]) + 2^{n+1} \text{Bv}(c)}{2^{n+1} D} \\ &= \exists c. (\text{V}(\text{sum}[n+1 : 0]) + 2^{n+2} \text{Bv}(\text{cout}) = \text{V}(a[n+1 : 0]) + \text{V}(b[n+1 : 0]) + \text{Bv}(\text{cin})) \\ &= (\text{V}(\text{sum}[n+1 : 0]) + 2^{n+2} \text{Bv}(\text{cout}) = \text{V}(a[n+1 : 0]) + \text{V}(b[n+1 : 0]) + \text{Bv}(\text{cin})) \\ &= \text{Adder}(n+1)(a, b, \text{cin}, \text{sum}, \text{cout}) \end{aligned}$$

## Sequential Devices

- Pure combinational adder:

$$\text{Adder}(n)(a, b, \text{cin}, \text{sum}, \text{cout}) \equiv \\ (2^{n+1} \times \text{Bv}(\text{cout}) + \text{V}(\text{sum}[n : 0]) = \\ \text{V}(a[n : 0]) + \text{V}(b[n : 0]) + \text{Bv}(\text{cin}))$$

- $a$ ,  $b$  and  $\text{sum}$  range over words
- $\text{cin}$  and  $\text{cout}$  range over bits (Booleans)

- Zero-delay adder:

$$\text{Combinational\_Adder}(n)(a, b, \text{cin}, \text{sum}, \text{cout}) \equiv \\ \forall t. \text{Adder}(n)(a(t), b(t), \text{cin}(t), \text{sum}(t), \text{cout}(t))$$


- $a$ ,  $b$  and  $\text{sum}$  range over functions from time to words
- $\text{cin}$  and  $\text{cout}$  range over functions from time to bits

- Unit-delay adder:

$$\text{Unit\_Delay\_Adder}(n)(a, b, \text{cin}, \text{sum}, \text{cout}) \equiv \\ \forall t. \text{Adder}(n)(a(t), b(t), \text{cin}(t), \text{sum}(t+1), \text{cout}(t+1))$$

## Textbook add-shift multiplier


- A standard add-shift multiplier:



- This can be verified directly
- Verification can be done directly in HOL or using Hoare Logic
- HOL proof by induction on word size
  - essence the of proofs (the invariant) are the same
  - compare sections 1.8 and 2.7 of notes (only if you enjoy messy details)

## An edge-triggered Dtype

- Register-transfer (RT) level:
  - abstract level in which devices are viewed as sequential machines
  - registers are modelled as unit-delay elements without explicit clock lines
  - used for previous multipliers
- Trace level (N.B. not standard terminology):
  - closer to HDL simulation timescale
  - clocks explicit, edges modelled
  - used for various degrees of 'temporal granularity'
- Dtype – a fine grain trace level example



1


## Specification of Dtype

**if**

- the clock **ck** has a rising edge at time  $t_1$ , and
- the next rising edge of **ck** is at  $t_2$ , and
- the value at **d** is stable for  $c_1$  units of time before  $t_1$  ( $c_1$  is the *setup time*), and
- there are at least  $c_2$  units of time between  $t_1$  and  $t_2$  ( $c_2$  constrains the *minimum clock period*)

**then**

- the value at **q** will be stable from  $c_3$  units of time after  $t_1$  ( $c_3$  is the *start time*) until  $c_4$  units of time after  $t_2$  ( $c_4$  is the *finish time*), and
- the value at **q** between the start and finish times will equal the value held stable at **d** during the setup time.



2

## Rising edges

Notes are confused!

- Page 43:
 
$$\text{Rise}_1(f)(t) \equiv (f(t-1) = F) \wedge (f(t) = T)$$
- Page 65:
 
$$\text{Rise}_2(f)(t) = \neg f(t) \wedge f(t+1)$$
- However:
 
$$\forall f, t. t > 0 \Rightarrow (\text{Rise}_1(f)(t) = \text{Rise}_2(f)(t-1))$$

$$\forall f, t. t \geq 0 \Rightarrow (\text{Rise}_2(f)(t) = \text{Rise}_1(f)(t+1))$$
- In Accellera standard language PSL function  $\text{Rise}_1$  is called *Rose*

3

## Some temporal operators in Higher Order Logic

- Define:
 
$$\text{Next}(t_1, t_2)(f) \equiv t_1 < t_2 \wedge f(t_2) \wedge \forall t. t_1 < t \wedge t < t_2 \Rightarrow \neg f(t)$$
- Define:
 
$$\text{Stable}(t_1, t_2)(f) \equiv \forall t. t_1 \leq t \wedge t < t_2 \Rightarrow (f(t) = f(t_1))$$
- These are raw higher order logic not temporal logic
  - various temporal logics are described later

4

## Dtype specification

- Logic specification:

$$\begin{aligned} \text{Dtype}(c_1, c_2, c_3, c_4)(d, ck, q) \equiv & \\ \forall t_1 t_2. \text{Rise}_1(ck)(t_1) \wedge & \\ \text{Next}(t_1, t_2)(\text{Rise}_1(ck)) \wedge & \\ (t_2 - t_1 > c_2) \wedge & \\ \text{Stable}(t_1 - c_1, t_1 + 1)(d) & \\ \Rightarrow & \\ (\text{Stable}(t_1 + c_3, t_2 + c_4)(q) \wedge (q(t_2) = d(t_1))) & \end{aligned}$$

- $c_1, c_2, c_3$  and  $c_4$  are timing constants
  - value depends on how the device is fabricated

- Note that

$$\text{Next}(t_1, t_2)(\text{Rise}_1(ck))$$

formed by applying

$$\text{Next}(t_1, t_2)$$


to the predicate

$$\text{Rise}_1(ck)$$

5

## Implementation

- Can implement Dtype using NAND-gates:



- Unit delay model
  - $\text{NAND}(i_1, i_2, o) \equiv \forall t. o(t+1) = \neg(i_1(t) \wedge i_2(t))$
  - $\text{NAND3}(i_1, i_2, i_3, o) \equiv \forall t. o(t+1) = \neg(i_1(t) \wedge i_2(t) \wedge i_3(t))$
- Note: modelling at the fine-grain time level

6

## Verification

- Dtype implementation in logic:

$$\begin{aligned} \text{Dtype\_Imp}(d, ck, q) \equiv & \\ \exists p_1 p_2 p_3 p_4 p_5. & \\ \text{NAND}(p_2, d, p_1) \wedge \text{NAND3}(p_3, ck, p_1, p_2) \wedge & \\ \text{NAND}(p_4, ck, p_3) \wedge \text{NAND}(p_1, p_3, p_4) \wedge & \\ \text{NAND}(p_3, p_5, q) \wedge \text{NAND}(q, p_2, p_5) & \end{aligned}$$

- Correctness: find  $\delta_1, \delta_2, \delta_3$  and  $\delta_4$  and prove:

$$\text{Dtype\_Imp}(d, ck, q) \Rightarrow \text{Dtype}(\delta_1, \delta_2, \delta_3, \delta_4)(d, ck, q)$$

- Hard!**

- Dtype is modelled at the trace level

- fine grain time
- explicit clock

7

## A sequential RT level example: simple parity checker

- Input  $\text{inp}$ , an output  $\text{out}$
- The  $n$ th output is T  $\Leftrightarrow$  an even number of T's input
- PARITY  $f$   $n$  iff an even number of T's in  $f(1), \dots, f(n)$ 
  - $\vdash (\forall f. \text{PARITY } f \ 0 = \text{T}) \wedge$
  - $(\forall n f. \text{PARITY } f \ (n+1) = \text{if } f(n+1) \text{ then } \neg\text{PARITY } f \ n \text{ else } \text{PARITY } f \ n)$
- Specification of the parity checking device:
  - $\forall t. \text{out } t = \text{PARITY } \text{inp } t$
- Signals modelled as functions from numbers (times) to booleans
- Specification can be written as an equation between functions:
  - $\text{out} = \text{PARITY } \text{inp}$
- Intuitively clear that specification will be satisfied if:
  - $(\text{out } 0) = \text{T} \wedge$
  - $\forall t. \text{out}(t+1) = \text{if } \text{inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else } \text{out } t$
- Intuition can be verified by proving:
  - $\forall \text{inp } \text{out}.$
  - $(\text{out } 0 = \text{T}) \wedge (\forall t. \text{out}(t+1) = \text{if } \text{inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else } \text{out } t)$
  - $\Rightarrow$
  - $\forall t. \text{out } t = \text{PARITY } \text{inp } t$

8

## Notation for writing proofs & how proof assistants work

- Write formula to be proved (the *goal*) above a dotted line
- Write assumptions (numbered) below the line
- For example, initially we start with no assumptions

```

 $\forall \text{inp out.}$
 (out 0 = T) \wedge
 ($\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$) \Rightarrow
 ($\forall t. \text{out } t = \text{PARITY inp } t$)

```

- First step is to consider arbitrary *inp* and *out* and then to assume the antecedents of the implication and try to prove the conclusion

```

 $\forall t. \text{out } t = \text{PARITY inp } t$

 0. out 0 = T
 1. $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$

```

- Proof assistants let users perform *proof steps* on *proof states*
- The proofs here are derived from the HOL4 system, but other tools like ProofPower, Isabelle and PVS are based on related ideas
  - details of proof state and proof steps differ
  - in HOL and ProofPower proof steps are performed via ML functions
  - Isabelle has a declarative interface, Isar, inspired by Mizar
  - in Acl2 and PVS proof steps are performed via Lisp functions

9

## A Proof by induction

- Start with the following proof state

```

 $\forall \text{inp out.}$
 (out 0 = T) \wedge
 ($\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$) \Rightarrow
 ($\forall t. \text{out } t = \text{PARITY inp } t$)

```

- As on previous slide, consider arbitrary *inp* and *out* and then to assume the antecedents of the implication

```

 $\forall t. \text{out } t = \text{PARITY inp } t$

 0. out 0 = T
 1. $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$

```

- Now do induction on *t* – this creates a proof state with two subgoals

```

out 0 = PARITY inp 0
----- [the basis of the induction]
0. out 0 = T
1. $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$

out(t+1) = PARITY inp (t+1)
----- [the step of the induction]
0. out 0 = T
1. $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$
2. out t = PARITY inp t [induction hypothesis added to assumptions]

```

10

## Next step: unfold definition of PARITY

- Recall definition of PARITY
 

```

|- ($\forall f. \text{PARITY } f \ 0 = T$)
 \wedge
 ($\forall n f. \text{PARITY } f \ (n+1) = \text{if } f(n+1) \text{ then } \neg \text{PARITY } f \ n \text{ else } \text{PARITY } f \ n$)

```
- Unfolding (rewriting with) the definition of PARITY in

```

out 0 = PARITY inp 0
----- [the basis of the induction]
0. out 0 = T
1. $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$

out(t+1) = PARITY inp (t+1)
----- [the step of the induction]
0. out 0 = T
1. $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$
2. out t = PARITY inp t

```

- Yields

```

out 0 = T

0. out 0 = T
1. $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$

out(t+1) = if inp(t+1) then $\neg \text{PARITY inp } t$ else PARITY inp t

0. out 0 = T
1. $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$
2. out t = PARITY inp t

```

11

## Goal now easily proved

- Proof state from last slide

```

out 0 = T

0. out 0 = T
1. $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$

out(t+1) = if inp(t+1) then $\neg \text{PARITY inp } t$ else PARITY inp t

0. out 0 = T
1. $\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$
2. out t = PARITY inp t

```

- Basis: goal follows from assumption 0
- Step: substitute assumption 2 into assumption 1
- Call theorem just proved UNIQUENESS\_LEMMA

```


UNIQUENESS_LEMMA =
|- $\forall \text{inp out.}$
 (out 0 = T) \wedge
 ($\forall t. \text{out}(t+1) = \text{if inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else out } t$) \Rightarrow
 $\forall t. \text{out } t = \text{PARITY inp } t$

```

12

## Implementation

- Assume registers 'power up' storing F
- Thus the output at time 0 cannot be taken directly from a register
  - because the output of the parity checker at time 0 is specified to be T



13

## Components

|- ONE out =  $\forall t. \text{out } t = T$


|- NOT(inp, out) =  $\forall t. \text{out } t = \neg(\text{inp } t)$

|- MUX(sw, in1, in2, out) =  $\forall t. \text{out } t = \text{if sw } t \text{ then in1 } t \text{ else in2 } t$

|- REG(inp, out) =  $\forall t. \text{out } t = \text{if } (t=0) \text{ then F else inp}(t-1)$

14

## Implementation in HOL



|- PARITY\_IMP(inp, out) =  
 $\exists 11 \ 12 \ 13 \ 14 \ 15.$   
 $\text{NOT}(12, 11) \wedge \text{MUX}(\text{inp}, 11, 12, 13) \wedge \text{REG}(\text{out}, 12) \wedge$   
 $\text{ONE } 14 \wedge \text{REG}(14, 15) \wedge \text{MUX}(15, 13, 14, \text{out})$

15

## Verification

- The following theorem will eventually be proved:  

$$|- \forall \text{inp out. PARITY\_IMP}(\text{inp}, \text{out}) \Rightarrow \forall t. \text{out } t = \text{PARITY } \text{inp } t$$
- First prove a lemma (then theorem follows from UNIQUENESS\_LEMMA)
- The lemma (PARITY\_LEMMA):

$\forall \text{inp out.}$   
 $\text{PARITY\_IMP}(\text{inp}, \text{out}) \Rightarrow$   
 $(\text{out } 0 = T) \wedge$   
 $\forall t. \text{out}(t+1) = \text{if } \text{inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else } \text{out } t$

- First step: **rewrite** with component definitions, **split** conjunction

$\text{out } 0 = T$   
 $\text{out}(t+1) = \text{if } \text{inp}(t+1) \text{ then } \neg(\text{out } t) \text{ else } \text{out } t$

0.  $\forall t. 11 \ t = -12 \ t$   
 1.  $\forall t. 13 \ t = \text{if } \text{inp } t \text{ then } 11 \ t \text{ else } 12 \ t$   
 2.  $\forall t. 12 \ t = \text{if } t = 0 \text{ then F else out}(t - 1)$   
 3.  $\forall t. 14 \ t = T$   
 4.  $\forall t. 15 \ t = \text{if } t = 0 \text{ then F else } 14 \ (t - 1)$   
 5.  $\forall t. \text{out } t = \text{if } 15 \ t \text{ then } 13 \ t \text{ else } 14 \ t$

0.  $\forall t. 11 \ t = -12 \ t$   
 1.  $\forall t. 13 \ t = \text{if } \text{inp } t \text{ then } 11 \ t \text{ else } 12 \ t$   
 2.  $\forall t. 12 \ t = \text{if } t = 0 \text{ then F else out}(t - 1)$   
 3.  $\forall t. 14 \ t = T$   
 4.  $\forall t. 15 \ t = \text{if } t = 0 \text{ then F else } 14 \ (t - 1)$   
 5.  $\forall t. \text{out } t = \text{if } 15 \ t \text{ then } 13 \ t \text{ else } 14 \ t$

16



## Proof continued

- Consider the  $t=0$  case first

```

out 0 = T

0. $\forall t. l1\ t = \neg l2\ t$
1. $\forall t. l3\ t = \text{if } \text{inp}\ t \text{ then } l1\ t \text{ else } l2\ t$
2. $\forall t. l2\ t = \text{if } t = 0 \text{ then } F \text{ else } \text{out}(t - 1)$
3. $\forall t. l4\ t = T$
4. $\forall t. l5\ t = \text{if } t = 0 \text{ then } F \text{ else } l4\ (t - 1)$
5. $\forall t. \text{out}\ t = \text{if } l5\ t \text{ then } l3\ t \text{ else } l4\ t$

```

- Easily follows (see stuff in blue)
- Now consider  $t+1$  case

```

out(t+1) = if inp(t+1) then $\neg(\text{out}\ t)$ else out t

0. $\forall t. l1\ t = \neg l2\ t$
1. $\forall t. l3\ t = \text{if } \text{inp}\ t \text{ then } l1\ t \text{ else } l2\ t$
2. $\forall t. l2\ t = \text{if } t = 0 \text{ then } F \text{ else } \text{out}(t - 1)$
3. $\forall t. l4\ t = T$
4. $\forall t. l5\ t = \text{if } t = 0 \text{ then } F \text{ else } l4\ (t - 1)$
5. $\forall t. \text{out}\ t = \text{if } l5\ t \text{ then } l3\ t \text{ else } l4\ t$

```

- Goal is solved if left hand side,  $\text{out}(t+1)$ , is expanded using 5
 
$$\forall t. \text{out}\ t = \text{if } l5\ t \text{ then } l3\ t \text{ else } l4\ t$$
- See next slide ...

17

## Proof continued

- Use assumption 5 to expand blue term, but not red terms

```

out(t+1) = if inp(t+1) then $\neg(\text{out}\ t)$ else out t

0. $\forall t. l1\ t = \neg l2\ t$
1. $\forall t. l3\ t = \text{if } \text{inp}\ t \text{ then } l1\ t \text{ else } l2\ t$
2. $\forall t. l2\ t = \text{if } t = 0 \text{ then } F \text{ else } \text{out}(t - 1)$
3. $\forall t. l4\ t = T$
4. $\forall t. l5\ t = \text{if } t = 0 \text{ then } F \text{ else } l4\ (t - 1)$
5. $\forall t. \text{out}\ t = \text{if } l5\ t \text{ then } l3\ t \text{ else } l4\ t$

```

- Result is

```

(if l5 (t+1) then l3 (t+1) else l4 (t+1)) =
(if inp(t+1) then $\neg(\text{out}\ t)$ else out t)

0. $\forall t. l1\ t = \neg l2\ t$
1. $\forall t. l3\ t = \text{if } \text{inp}\ t \text{ then } l1\ t \text{ else } l2\ t$
2. $\forall t. l2\ t = \text{if } t = 0 \text{ then } F \text{ else } \text{out}(t - 1)$
3. $\forall t. l4\ t = T$
4. $\forall t. l5\ t = \text{if } t = 0 \text{ then } F \text{ else } l4\ (t - 1)$
5. $\forall t. \text{out}\ t = \text{if } l5\ t \text{ then } l3\ t \text{ else } l4\ t$

```

- Goal follows from assumptions with a bit of calculation

18

## Combining lemmas

- Call lemma just proved PARITY\_LEMMA, so

```

PARITY_LEMMA =
|- $\forall \text{inp out.}$
 PARITY_IMP (inp,out) \Rightarrow
 (out 0 = T) \wedge
 $\forall t. \text{out}(t+1) = \text{if } \text{inp}(t+1) \text{ then } \neg(\text{out}\ t) \text{ else } \text{out}\ t$

```

- Recall

```

UNIQUENESS_LEMMA =
|- $\forall \text{inp out.}$
 (out 0 = T) \wedge
 ($\forall t. \text{out}(t+1) = \text{if } \text{inp}(t+1) \text{ then } \neg(\text{out}\ t) \text{ else } \text{out}\ t$)
 \Rightarrow
 $\forall t. \text{out}\ t = \text{PARITY inp}\ t$

```

- Hence by transitivity of  $\Rightarrow$

```

|- $\forall \text{inp out. PARITY_IMP (inp,out) } \Rightarrow \forall t. \text{out}\ t = \text{PARITY inp}\ t$

```


- PARITY\_IMP used abstract registers REG

- Next: make model more concrete by using clocked Dtype

19

## Review

- Specification:  $\forall t. \text{out}\ t = \text{PARITY inp}\ t$
- Equivalent equation between functions:  $\text{out} = \text{PARITY inp}$



```

|- PARITY_IMP(inp,out) =
 $\exists l1\ 12\ 13\ 14\ 15.$
 NOT(12,11) \wedge MUX(inp,11,12,13) \wedge REG(out,12) \wedge
 ONE 14 \wedge REG(14,15) \wedge MUX(15,13,14,out)

```


- Verification:  $\text{PARITY\_IMP (inp,out) } \Rightarrow (\text{out} = \text{PARITY inp})$

20

### An incorrect implementation of the parity checker


$\vdash (\forall f. \text{PARITY } f \ 0 = T)$   
 $\wedge$   
 $\forall n \ f. \text{PARITY } f \ (n+1) = \text{if } f(n+1) \text{ then } \neg \text{PARITY } f \ n \ \text{else } \text{PARITY } f \ n$

- The following implementation doesn't work



### Temporal refinement


- PARITY\_IMP used abstract registers REG
- Next: make model more concrete by using clocked Dtype
- Recall the (course grained) trace level model of a Dtype:



- Need a version of Dtype that powers up storing F

$$\text{DtypeF}(ck, d, q) = (q \ 0 = F) \wedge \text{Dtype}(ck, d, q)$$


### Trace level version of the Parity device



$\text{DtypePARITY\_IMP}(ck, \text{inp}, \text{out}) =$   
 $\exists l1 \ l2 \ l3 \ l4 \ l5.$   
 $\text{NOT}(l2, l1) \wedge$   
 $\text{MUX}(\text{inp}, l1, l2, l3) \wedge$   
 $\text{DtypeF}(ck, \text{out}, l2) \wedge$   
 $\text{ONE } l4 \wedge$   
 $\text{DtypeF}(ck, l4, l5) \wedge$   
 $\text{MUX}(l5, l3, l4, \text{out})$

### Formulating Correctness

- A mapping between time-scales:



- Define the temporal abstraction functions:

$(s \ \text{when } P)(n) = \text{value of } s \ \text{at the concrete time } t \ \text{when } P \ \text{true for } n\text{th time}$   
 $\vdash \text{Timeof } P \ n = \text{the concrete time } t \ \text{when } P \ \text{true for } n\text{th time}$   
 $\vdash s \ \text{when } P = s \circ (\text{Timeof } P)$

- From Melham's Theorem:

$\vdash \forall ck. \text{Inf}(\text{Rise } ck) \Rightarrow$   
 $\forall d \ q. \text{DtypeF}(ck, d, q) \Rightarrow \text{REG}(d \ \text{when } (\text{Rise } ck), q \ \text{when } (\text{Rise } ck))$

- Inf P means "P true infinitely often"

$$\text{Inf } P = \forall t. \exists t'. t' > t \wedge P \ t'$$

### Digression on defining Timeof

- How do we define the temporal abstraction function:
  - $\text{Timeof } P \ n = \text{the concrete time } t_c \text{ such that } P \text{ true for } n\text{th time}$
- What if there is no time such that  $P$  true for  $n$ th time
  - for example, if  $P$  is never true
- Need to actually define:
  - $\text{Timeof } P \ n = \text{the time } t_c \text{ such that } P \text{ true for } n\text{th time, if such a time exists}$
- But then what is  $\text{Timeof } P \ n$  if no such time exists?

25

### Hilbert's epsilon-operator to the rescue

- $\epsilon x. t[x]$  is an epsilon-term
- The meaning of  $\epsilon x. t[x]$  is specified by an axiom:
 
$$\forall P. (\exists x. P \ x) \Rightarrow P(\epsilon x. P \ x)$$
- $\epsilon x. t[x]$  denotes some value,  $v$  say, such that  $t[v]$ , if  $\exists t. t[x]$
- $\epsilon x. t[x]$  denotes some arbitrary value if  $\forall t. \neg t[x]$ 
  - of the type of  $t[x]$
  - all types are assumed non-empty
- The  $\epsilon$ -operator builds the **Axiom of Choice** into the logic

26

### Definition of Timeof

- Recall the Next operator
 
$$\text{Next } t1 \ t2 \ \text{sig} = t1 < t2 \wedge \text{sig } t2 \wedge \forall t. t1 < t \wedge t < t2 \Rightarrow \neg(\text{sig } t)$$
- Define  $\text{IsTimeof } n \ \text{sig } t$  to mean “ $t$  is when  $\text{sig}$  is true for the  $n$ -th time”
 
$$\begin{aligned} (\text{IsTimeof } 0 \ \text{sig } t &= (\text{sig } t \wedge \forall t'. t' < t \Rightarrow \neg(\text{sig } t'))) \\ \wedge \\ (\text{IsTimeof } (n+1) \ \text{sig } t &= \exists t'. \text{IsTimeof } n \ \text{sig } t' \wedge \text{Next } t' \ t \ \text{sig}) \end{aligned}$$
- Define  $\text{Timeof}$  using  $\epsilon$ -operator and  $\text{IsTimeof}$ 

$$\text{Timeof } \text{sig } n = \epsilon t. \text{IsTimeof } n \ \text{sig } t$$
- $\text{IsTimeof}$  and  $\text{Timeof}$  are higher-order total functions

27

### Temporal abstraction

- Define  $f@ck$  to be signal  $f$  abstracted on rising edges of  $ck$ 

$$\text{f@ck} = f \text{ when } (\text{Rise } ck)$$
- Recall definition of REG
 
$$\text{REG}(\text{inp}, \text{out}) = \forall t. \text{out } t = \text{if } (t=0) \text{ then } F \text{ else } \text{inp}(t-1)$$
- It follows easily that
 
$$\text{REG}(\text{inp}, \text{out}) = (\text{out } 0 = F) \wedge \text{Del}(\text{inp}, \text{out})$$
- The properties below also follow (why?)
 
$$\begin{aligned} \text{Inf}(\text{Rise } ck) &\Rightarrow \text{DtypeF}(ck, d, q) \Rightarrow \text{REG}(d@ck, q@ck) \\ \text{MUX}(\text{switch}, i1, i2, \text{out}) &\Rightarrow \\ &\text{MUX}(\text{switch}@ck, i1@ck, i2@ck, \text{out}@ck) \\ \text{NOT}(\text{inp}, \text{out}) &\Rightarrow \text{NOT}(\text{inp}@ck, \text{out}@ck) \\ \text{ONE } \text{out} &\Rightarrow \text{ONE}(\text{out}@ck) \end{aligned}$$
- Hint:  $\vdash \forall f. (\forall x. P(x)) \Rightarrow (\forall x. P(f(x)))$  take  $f = x \mapsto x@ck$

28

## Cycle and trace versions

- Compare

```

|- PARITY_IMP(inp,out) =
 ∃!1 12 13 14 15.
 NOT(12,11) ∧ MUX(inp,11,12,13) ∧ REG(out,12) ∧
 ONE 14 ∧ REG(14,15) ∧ MUX(15,13,14,out)

|- DtypePARITY_IMP(ck,inp,out) =
 ∃!1 12 13 14 15.
 NOT(12,11) ∧ MUX(inp,11,12,13) ∧ DtypeF(ck,out,12) ∧
 ONE 14 ∧ DtypeF(ck,14,15) ∧ MUX(15,13,14,out)

```

- Hence by implications on previous slide

```

|- Inf(Rise ck)
 ⇒
 DtypePARITY_IMP(ck,inp,out) ⇒ PARITY_IMP(inp@ck, out@ck)

• use (A ⇒ B) ∧ (⋯ A ⋯) ⇒ (⋯ B ⋯)
• then use (A ⇒ B) ∧ (∃l. A) ⇒ (∃l. B)
• then use (∃l. ⋯ l on ck ⋯) ⇒ (∃l. ⋯ l ⋯)

```

29

## Trace level verification

- Proved earlier

```

|- ∀inp out. PARITY_IMP(inp,out) ⇒ ∀t. out t = PARITY inp t

```

- Specialising inp to inp@ck and out to out@ck

```

|- PARITY_IMP(inp@ck, out@ck)
 ⇒
 ∀t. (out@ck) t = PARITY (inp@ck) t

```

- From previous slide

```

|- Inf(Rise ck)
 ⇒
 DtypePARITY_IMP(ck,inp,out) ⇒ PARITY_IMP(inp@ck, out@ck)

```

- Hence, by transitivity of  $\Rightarrow$

```

|- Inf(Rise ck)
 ⇒
 DtypePARITY_IMP(ck,inp,out)
 ⇒
 ∀t. (out@ck) t = PARITY (inp@ck) t


```


- This is a typical correctness result using temporal abstraction


30


## NEW TOPIC: modelling transistors

- Recall simple switch model of CMOS


 $\vdash \text{Ptran}(g, s, d) = (\neg g \Rightarrow (d = s))$


 $\vdash \text{Ntran}(g, s, d) = (g \Rightarrow (d = s))$


 $\vdash \text{Gnd } g = (g = F)$



 $\vdash \text{Pwr } p = (p = T)$

- This is the so-called *switch model* of CMOS.

31

## The simple adder example

- This example shows non-obvious examples can be analysed



```

Add1(a,b,cin,sum,cout) =
 ∃p0 p1 p2 p3 p4 p5 p6 p7 p8 p9 p10 p11.
 Ptran(p1,p0,p2) ∧ Ptran(cin,p0,p3) ∧ Ptran(b,p2,p3) ∧
 Ptran(a,p2,p4) ∧ Ptran(p1,p3,p4) ∧ Ntran(a,p4,p5) ∧
 Ntran(p1,p4,p6) ∧ Ntran(b,p5,p6) ∧ Ntran(p1,p5,p11) ∧
 Ntran(cin,p6,p11) ∧ Ptran(a,p0,p7) ∧ Ptran(b,p0,p7) ∧
 Ptran(a,p0,p8) ∧ Ptran(cin,p7,p1) ∧ Ptran(b,p8,p1) ∧
 Ntran(cin,p1,p9) ∧ Ntran(b,p1,p10) ∧ Ntran(a,p9,p11) ∧
 Ntran(b,p9,p11) ∧ Ntran(a,p10,p11) ∧ Pwr(p0) ∧
 Ptran(p4,p0,sum) ∧ Ntran(p4,sum,p11) ∧ Gnd(p11) ∧
 Ptran(p1,p0,cout) ∧ Ntran(p1,cout,p11)

```

```


|- Add1 (a,b,cin,sum,cout) = (2 * Bv cout + Bv sum = Bv a + Bv b + Bv cin)

```

32

### Problems with simple switch model

- Compare





- Equivalent in simple switch model!


33

### How transistors work

- Transistors conduct if there is a big enough voltage difference,  $V_{TH}$  say, between gate and source/drain




- If  $V_g = V_a$  there is a voltage drop of about  $V_{TH}$
- Example: 'hi' is 5v, 'low' is 0v



- Weak output may not be able to switch transistors

34

### What happens in the Simple Switch Model



- From the definitions

$$\vdash \forall p. \text{Pwr } p = (p = T)$$

$$\vdash \forall g \ a \ b. \text{Ntran } (g,a,b) = g \Rightarrow (a = b)$$

$$\vdash \forall \text{out}. \text{Bad out} = \exists i1 \ i2. \text{Pwr } i1 \wedge \text{Ntran } (i1,i1,i2) \wedge \text{Ntran } (i2,i2,\text{out})$$


- It follows that

$$\vdash \forall \text{out}. \text{Bad out} = \text{out}$$

35

### Consider two Xors when both inputs are F

- Compare




- Bad design has **weak** output
- Good design has **strong** output
- Need a better model to distinguish the designs


36

### Difference switching model (Mike Fourman)

- Don't identify boolean values and signal values
- Consider a type of values containing Hi, Lo and other values




$$\text{Ntran}(g,a,b) = ((g=\text{Hi}) \wedge (a=\text{Lo}) \Rightarrow (b=\text{Lo})) \wedge ((g=\text{Hi}) \wedge (b=\text{Lo}) \Rightarrow (a=\text{Lo}))$$




$$\text{Ptran}(g,a,b) = ((g=\text{Lo}) \wedge (a=\text{Hi}) \Rightarrow (b=\text{Hi})) \wedge ((g=\text{Lo}) \wedge (b=\text{Hi}) \Rightarrow (a=\text{Hi}))$$


### More compact definitions



$$\text{Ntran}(g,a,b) = (g=\text{Hi}) \Rightarrow ((a=\text{Lo}) = (b=\text{Lo}))$$




$$\text{Ptran}(g,a,b) = (g=\text{Lo}) \Rightarrow ((a=\text{Hi}) = (b=\text{Hi}))$$




this is now equivalent to  $\neg(\text{out} = \text{Lo})$

### Good and bad Xors now distinguished




$$\begin{aligned} & ((i1=\text{Hi}) \wedge (i2=\text{Hi}) \Rightarrow (\text{out} = \text{Lo})) \wedge ((i1=\text{Hi}) \wedge (i2=\text{Lo}) \Rightarrow (\text{out} = \text{Hi})) \wedge \\ & ((i1=\text{Lo}) \wedge (i2=\text{Hi}) \Rightarrow \neg(\text{out} = \text{Lo})) \wedge ((i1=\text{Lo}) \wedge (i2=\text{Lo}) \Rightarrow \neg(\text{out} = \text{Hi})) \end{aligned}$$

### Earlier examples still work



- Define
  - |- Strong  $v = ((v = \text{Hi}) \vee (v = \text{Lo}))$
  - |-  $(\text{TBv Hi} = 1) \wedge (\text{TBv Lo} = 0)$
  - |-  $\text{TAdd1Spec}(a,b,\text{cin},\text{sum},\text{cout}) = (2 * (\text{TBv cout}) + \text{TBv sum} = \text{TBv a} + \text{TBv b} + \text{TBv cin})$
- Then it follows that
  - |- Strong  $a \wedge$  Strong  $b \wedge$  Strong  $\text{cin}$
  - $\Rightarrow$   $\text{TAdd1Imp}(a,b,\text{cin},\text{sum},\text{cout}) \Rightarrow \text{TAdd1Spec}(a,b,\text{cin},\text{sum},\text{cout}) \wedge$  Strong  $\text{sum} \wedge$  Strong  $\text{cout}$

### Sequential shift register



inverter

inverter

- Switch models only allow us to deduce


$$(ph1=Hi) \wedge (ph2=Hi) \Rightarrow ((in=Hi) \Rightarrow (out=Hi)) \wedge ((in=Lo) \Rightarrow (out=Lo))$$

- Actual behaviour is a shift register

- for simplicity **threshold effects ignored** in what follows


41

### Phase 1: ph1=Hi and ph2=Lo



42


### Phase 2: ph1=Lo and ph2=Hi



$$\begin{aligned} &(ph1\ t = Hi) \wedge (ph2\ t = Lo) \wedge \\ &(ph1\ (t+1) = Lo) \wedge (ph2\ (t+1) = Hi) \\ \Rightarrow &(out\ (t+1) = in\ t) \end{aligned}$$

43


### Phase 3: ph1=Hi and ph2=Lo



$$\begin{aligned} &(ph1\ t = Hi) \wedge (ph2\ t = Lo) \wedge \\ &(ph1\ (t+1) = Lo) \wedge (ph2\ (t+1) = Hi) \wedge \\ &(ph1\ (t+2) = Hi) \wedge (ph2\ (t+2) = Lo) \\ \Rightarrow &(out\ (t+2) = in\ t) \end{aligned}$$

44


### Phase 4: ph1=Lo and ph2=Hi



$(\text{ph1}(t+2) = \text{Hi}) \wedge (\text{ph2}(t+2) = \text{Lo}) \wedge$   
 $(\text{ph1}(t+3) = \text{Lo}) \wedge (\text{ph2}(t+3) = \text{Hi})$   
 $\Rightarrow (\text{out}(t+3) = \text{in}(t+2))$

45

### Characterisation of behaviour



$(\text{ph1 } t = \text{Hi}) \wedge (\text{ph2 } t = \text{Lo}) \wedge$   
 $(\text{ph1}(t+1) = \text{Lo}) \wedge (\text{ph2}(t+1) = \text{Hi})$   
 $\Rightarrow (\text{out}(t+1) = \text{in } t)$   
  
 $(\text{ph1 } t = \text{Hi}) \wedge (\text{ph2 } t = \text{Lo}) \wedge$   
 $(\text{ph1}(t+1) = \text{Lo}) \wedge (\text{ph2}(t+1) = \text{Hi}) \wedge$   
 $(\text{ph1}(t+2) = \text{Hi}) \wedge (\text{ph2}(t+2) = \text{Lo})$   
 $\Rightarrow (\text{out}(t+2) = \text{in } t)$

- $\text{out}(t+3)$  value follows by  $t \mapsto t+2$  in first property

46

### Unidirectional sequential model

- Four values: Hi, Lo, Fl ('floating'), X (unknown/error)

$\text{!- } \neg(\text{Hi} = \text{Lo}) \wedge \neg(\text{Lo} = \text{Hi}) \wedge$   
 $\neg(\text{Hi} = \text{Fl}) \wedge \neg(\text{Fl} = \text{Hi}) \wedge$   
 $\neg(\text{Lo} = \text{Fl}) \wedge \neg(\text{Fl} = \text{Lo})$

$\text{!- Strong } v = ((v = \text{Hi}) \vee (v = \text{Lo}))$

$\text{!- Float } v = (v = \text{Fl})$


- Join operator: U

$\text{!- } v1 \text{ U } v2 = \text{if Strong } v1 \wedge \text{Float } v2$   
 $\text{then } v1 \text{ else}$   
 $\text{if Float } v1 \wedge \text{Strong } v2$   
 $\text{then } v2 \text{ else}$   
 $\text{if Float } v1 \wedge \text{Float } v2$   
 $\text{then Fl else X}$

$\text{!- Join}(i1, i2, \text{out}) = \forall t. \text{out } t = (i1 \ t) \text{ U } (i2 \ t)$

47


### Signals are functions of time



$\text{!- Join}(i1, i2, \text{out}) = \forall t. \text{out } t = (i1 \ t) \text{ U } (i2 \ t)$

$\text{!- Pwr out} = \forall t. \text{out } t = \text{Hi}$

$\text{!- Gnd out} = \forall t. \text{out } t = \text{Lo}$




$\text{!- Cap}(i, \text{out}) = \forall t. \text{out } t = \text{if Strong}(i \ t) \text{ then } i \ t \text{ else}$   
 $\text{if } t=0 \text{ then X else}$   
 $\text{if Float}(i \ t) \wedge \text{Strong}(i(t-1)) \text{ then } i(t-1)$   
 $\text{else Fl}$


48



### Unidirectional sequential transistor models




$\vdash \text{Nswitch}(g,i,\text{out}) = \forall t. \text{out } t = \text{if } g \ t = \text{Hi} \text{ then } i \ t \text{ else}$   
 $\text{if } (g \ t = \text{Lo}) \vee (i \ t = \text{Fl}) \text{ then Fl}$   
 $\text{else X}$



$\vdash \text{Pswitch}(g,i,\text{out}) = \forall t. \text{out } t = \text{if } g \ t = \text{Lo} \text{ then } i \ t \text{ else}$   
 $\text{if } (g \ t = \text{Hi}) \vee (i \ t = \text{Fl}) \text{ then Fl}$   
 $\text{else X}$

49

### Sequential shift register model




$\vdash \text{ShiftReg}(i,\text{out},\text{ph1},\text{ph2}) =$   
 $\exists 11 \ 12 \ 13 \ 14 \ 15 \ 16 \ 17 \ 18 \ 19 \ 110 \ 111 \ 112 \ 113.$   
 $\text{Nswitch}(\text{ph1},i,11) \wedge \text{Cap}(11,12) \wedge$   
 $\text{Pwr } 13 \wedge \text{Pswitch}(12,13,14) \wedge \text{Nswitch}(12,16,15) \wedge \text{Gnd } 16 \wedge$   
 $\text{Join}(14,15,17) \wedge \text{Nswitch}(\text{ph2},17,18) \wedge \text{Cap}(18,19) \wedge$   
 $\text{Pwr } 110 \wedge \text{Pswitch}(19,110,111) \wedge \text{Nswitch}(19,113,112) \wedge \text{Gnd } 113 \wedge$   
 $\text{Join}(111,112,\text{out})$

- Lots more state variables than in combinational switch model!

50

### Correctness of sequential shift register model




$\vdash \text{ShiftReg}(\text{in},\text{out},\text{ph1},\text{ph2}) \wedge \text{Strong}(\text{in } t) \wedge$   
 $(\text{ph1 } t = \text{Hi}) \wedge (\text{ph2 } t = \text{Lo}) \wedge$   
 $(\text{ph1}(t+1) = \text{Lo}) \wedge (\text{ph2}(t+1) = \text{Hi})$   
 $\Rightarrow$   
 $(\text{out}(t+1) = \text{in } t)$

$\vdash \text{ShiftReg}(\text{in},\text{out},\text{ph1},\text{ph2}) \wedge \text{Strong}(\text{in } t) \wedge$   
 $(\text{ph1 } t = \text{Hi}) \wedge (\text{ph2 } t = \text{Lo}) \wedge$   
 $(\text{ph1}(t+1) = \text{Lo}) \wedge (\text{ph2}(t+1) = \text{Hi}) \wedge$   
 $(\text{ph1}(t+2) = \text{Hi}) \wedge (\text{ph2}(t+2) = \text{Lo})$   
 $\Rightarrow$   
 $(\text{out}(t+2) = \text{in } t)$

51

### A model of NMOS

- Need a new component: pullup




$\vdash \text{Pu}(i,\text{out}) = \forall t. \text{out } t = \text{if } \text{Float}(i \ t) \text{ then Hi else } i \ t$

- If i is strong then out = i
- If i is floating then out = Hi

52

### NMOS inverter



```


|- Inv(i,out) =
 ∃ l1 l2 l3.
 Cap(i, l1) ∧ Gnd l2 ∧ Nswitch(l1,l2,l3) ∧ Pu(l3,out)

|- Inv(i,out)
 ⇒
 ((i t = Hi) ⇒ (out t = Lo)) ∧
 ((i t = Lo) ⇒ (out t = Hi)) ∧
 ((i(t+1) = Fl) ⇒ (((i t = Hi) ⇒ (out(t+1) = Lo))
 ∧
 ((i t = Lo) ⇒ (out(t+1) = Hi))))

```

53

### Four phase NMOS shift register



```


|- FourPhaseShiftReg(i,out,ph1,ph2,ph3,ph4)
 ∧ Strong(i(t+1))
 ∧ (ph1 t =Hi) ∧ (ph2 t =Lo) ∧ (ph3 t =Lo) ∧ (ph4 t =Lo)
 ∧ (ph1(t+1)=Lo) ∧ (ph2(t+1)=Hi) ∧ (ph3(t+1)=Lo) ∧ (ph4(t+1)=Lo)
 ∧ (ph1(t+2)=Lo) ∧ (ph2(t+2)=Lo) ∧ (ph3(t+2)=Hi) ∧ (ph4(t+2)=Lo)
 ∧ (ph1(t+3)=Lo) ∧ (ph2(t+3)=Lo) ∧ (ph3(t+3)=Lo) ∧ (ph4(t+3)=Hi)
 ⇒
 (out(t+3) = i(t+1))

```

54

### Phase 1 (precharge internal node)

Colour scheme: Hi, Lo, Fl; threshold effects ignored




$(ph1\ t = Hi) \wedge (ph2\ t = Lo) \wedge (ph3\ t = Lo) \wedge (ph4\ t = Lo)$

55

### Phase 2 (input Lo, retain precharge)

Colour scheme: Hi, Lo, Fl and dotted means precharge




$(ph1(t+1)=Lo) \wedge (ph2(t+1)=Hi) \wedge (ph3(t+1)=Lo) \wedge (ph4(t+1)=Lo)$

$(i(t+1) = Lo)$

56

Phase 3 (precharge out, internal node retains value)




$$(\text{ph1}(t+2)=\text{Lo}) \wedge (\text{ph2}(t+2)=\text{Lo}) \wedge (\text{ph3}(t+2)=\text{Hi}) \wedge (\text{ph4}(t+2)=\text{Lo})$$

$$(\text{out}(t+2) = \text{Hi})$$

57

Phase 4 (kill precharge)




$$(\text{ph1}(t+3)=\text{Lo}) \wedge (\text{ph2}(t+3)=\text{Lo}) \wedge (\text{ph3}(t+3)=\text{Lo}) \wedge (\text{ph4}(t+3)=\text{Hi})$$

$$(\text{out}(t+3) = \text{Lo})$$

58

Phase 1 (precharge internal node)




$$(\text{ph1 } t = \text{Hi}) \wedge (\text{ph2 } t = \text{Lo}) \wedge (\text{ph3 } t = \text{Lo}) \wedge (\text{ph4 } t = \text{Lo})$$

- out retains previous value

59

Phase 2 (input Hi, kill precharge)




$$(\text{ph1}(t+1)=\text{Lo}) \wedge (\text{ph2}(t+1)=\text{Hi}) \wedge (\text{ph3}(t+1)=\text{Lo}) \wedge (\text{ph4}(t+1)=\text{Lo})$$

$$(\text{i}(t+1) = \text{Hi})$$

60


Phase 3 (precharge out, internal node retains value)



$$(\text{ph1}(t+2)=\text{Lo}) \wedge (\text{ph2}(t+2)=\text{Lo}) \wedge (\text{ph3}(t+2)=\text{Hi}) \wedge (\text{ph4}(t+2)=\text{Lo})$$

61

Phase 4 (out retains precharge)




$$(\text{ph1}(t+3)=\text{Lo}) \wedge (\text{ph2}(t+3)=\text{Lo}) \wedge (\text{ph3}(t+3)=\text{Lo}) \wedge (\text{ph4}(t+3)=\text{Hi})$$

$$\text{out}(t+3) = \text{Hi}$$

62

Four phase NMOS shift register model



```


|- FourPhaseShiftReg(i,out,ph1,ph2,ph3,ph4) =
 ∃l1 l2 l3 l4 l5 l6 l7 l8 l9 l10 l11.
 Nswitch(ph1,ph1,l1) ∧ Nswitch(i,l3,l2) ∧ Nswitch(ph2,ph1,l3) ∧
 Join(l1,l2,l4) ∧ Cap(l4,l5) ∧ Cap(l5,l6) ∧ Cap(l6,l7) ∧
 Nswitch(ph3,ph3,l8) ∧ Nswitch(l7,l10,l9) ∧ Nswitch(ph4,ph3,l10) ∧
 Join(l8,l9,l11) ∧ Cap(l11,out)

```

63

Conclusions

- Simple switch model good for sanity checking
  - won't catch threshold errors
  - purely combinational
- Threshold switch model catches threshold errors
  - proofs a bit harder (not much)
- Sequential models of dubious electrical validity
  - but they can sanity check functional correctness of designs
  - can handle subtle circuits



```

|- FourPhaseShiftReg(in,out,ph1,ph2,ph3,ph4)
 ∧ Strong(in(t+1))
 ∧ (ph1 t =Hi) ∧ (ph2 t =Lo) ∧ (ph3 t =Lo) ∧ (ph4 t =Lo)
 ∧ (ph1(t+1)=Lo) ∧ (ph2(t+1)=Hi) ∧ (ph3(t+1)=Lo) ∧ (ph4(t+1)=Lo)
 ∧ (ph1(t+2)=Lo) ∧ (ph2(t+2)=Lo) ∧ (ph3(t+2)=Hi) ∧ (ph4(t+2)=Lo)
 ∧ (ph1(t+3)=Lo) ∧ (ph2(t+3)=Lo) ∧ (ph3(t+3)=Lo) ∧ (ph4(t+3)=Hi)
 ⇒ (out(t+3) = in(t+1))

```

64

### An earlier slide on Hoare logic for hardware

- Would like a generalised Hoare Logic specification:

```

⊢ {If environment ensures always that: DONE=0 ⇒ Load=0
 and if Load is set to 1 when: In1 = x ∧ In2 = y}
FOREVER
 IF Load=1
 THEN X:=In1; Y:=In2; DONE:=0; R:=X; Q:=0
 ELSE IF Y≤R THEN R:=R-Y; Q:=Q+1
 ELSE DONE:=1

```

*{Then x and y will be stored into X and Y  
and on the next cycle DONE will be set to 0  
and sometime later DONE will be set to 1  
and X and Y won't change until DONE is set to 1  
and when DONE goes to 1 we have: x = R + y×Q}*

- Stuff in red needs **Temporal Logic**

65

### Specification and Verification II

#### DONE SO FAR:

- Higher-order logic used directly for specification and verification
  - various abstraction levels from transistors to high-level behaviour

#### COMING NEXT:

- Temporal logic
  - various constructs and time models: CTL, LTL
  - the 'Industry Standard' logic PSL
  - semantics via a shallow embedding in higher order logic
  - overview key ideas for model checking temporal logic properties
- Simulation (Verilog, VHDL) compared with formal verification

66

### Aside: finding bugs *versus* providing assurance

| Formal verification based debugging | Proof of correctness               |
|-------------------------------------|------------------------------------|
| proof failure ⇒ bugs                | proof success ⇒ assurance          |
| practical for real code             | expensive and often impractical    |
| unsound models OK                   | needs high fidelity models         |
| unsafe implementation methods OK    | important to use trustworthy tools |

- A bug is a bug no matter how found!
- Assurance mainly supported by certification agencies
  - safety and security critical systems
- Companies (Intel, AMD, MS) mostly use FV for debugging
- **A current research goal:**  
adapt bug-finding verification methods for correctness assurance
  - validate models used for debugging
  - deductive (hence sound) implementations of known verification methods

67

### NEW TOPIC: Model Checking


- Models as state transition systems
- Reachability properties
- Counterexamples (used for debugging)
- Binary Decision Diagrams – BDDs
- Symbolic reachability checking
- A general property language: CTL
- Semantics in HOL (shallow embedding)
- Examples of CTL properties
- Overview of model checking (explicit state and symbolic)
- Linear Temporal Logic (LTL)
- Expressibility, CTL\*
- Interval Temporal Logic (ITL)
- Accellera Property Specification Language (Sugar/PSL)

68

Models are expressed as State Transition Systems

- Set of states: type *states*
- Set of initial states: predicate  $\mathcal{B}$ 
  - $\mathcal{B} : states \rightarrow bool$
  - $\mathcal{B} s$  means  $s$  is an initial state
- State transition relation:  $\mathcal{R}$ 
  - $\mathcal{R} : states \times states \rightarrow bool$
  - $\mathcal{R}(s, s')$  means  $s'$  a successor to  $s$

$\mathcal{R}$  defines a **branching time** model



Example: single state machine

- State transition function:  $\delta$ 
  - $\delta : states \times inputs \rightarrow states$
- Define state transition relation:
  - $\mathcal{R}(s, s') = \exists inp. s' = \delta(s, inp)$
- Deterministic machine:
  - non-deterministic transition relation
  - existential quantification over inputs
  - so called "input non-determinism"

Example:  $n$  machines in parallel

- Assume  $n$  state variables
  - $states = states_1 \times \dots \times states_n$
  - $\vec{v} = (v_1, \dots, v_n)$
- Assume  $n$  transition functions
  - $\delta_i : states \times inputs \rightarrow states_i \quad (1 \leq i \leq n)$
- Note: each machine  $\delta_i$  reads **all** inputs and states
- An  $\mathcal{R}$ -step is a non-deterministically chosen step of one machine
  - $\mathcal{R}(\vec{v}, \vec{v}') =$ 
    - $\exists inp.$
    - $v'_1 = \delta_1(\vec{v}, inp) \wedge v'_2 = v_2 \wedge \dots \wedge v'_n = v_n$
    - $\vee$
    - $v'_1 = v_1 \wedge v'_2 = \delta_2(\vec{v}, inp) \wedge \dots \wedge v'_n = v_n$
    - $\vee$
    - $\vdots$
    - $\vee$
    - $v'_1 = v_1 \wedge v'_2 = v_2 \wedge \dots \wedge v'_n = \delta_n(\vec{v}, inp)$
- Asynchronous parallel composition

## Explicit state property checking

- Goal: check some property  $P$  holds of all reachable states
  - e.g.  $P(s)$  means  $s$  has no errors
- Represent sets of states somehow
- Start with  $S_0 = \{s \mid \mathcal{B} s\}$
- Iteratively compute with  $S_{n+1} = S_n \cup \{s \mid \exists u. u \in S_n \wedge \mathcal{R}(u, s)\}$
- Note  $S_0 \subseteq S_1 \subseteq S_2 \subseteq \dots$ 
  - if finite number of states then eventually reach an  $n$  such that  $S_n = S_{n+1}$
  - so  $S_n$  is set of reachable states
- Now check  $P(s)$  for every reachable  $s$  (i.e. for every  $s \in S_n$ )

73


## Symbolic approach: representing sets as formulas

- Set  $\{b_1, b_2, \dots, b_n\}$  represented by formula  $v = b_1 \vee v = b_2 \vee \dots \vee v = b_n$ 
  - $b_1, b_2, \dots, b_n$  are truth-values (i.e.  $\mathbf{T}$  or  $\mathbf{F}$ )
  - $v$  is a boolean variable
  - $b \in \{b_1, b_2, \dots, b_n\}$  if and only if  $\vdash (v = b_1 \vee v = b_2 \vee \dots \vee v = b_n)[b/v]$
- A set of states  $\{(b_{11}, \dots, b_{1m}), \dots, (b_{n1}, \dots, b_{nm})\}$  is represented by a formula with  $m$  boolean variables:  $(v_1 = b_{11} \wedge \dots \wedge v_m = b_{1m}) \vee \dots \vee (v_1 = b_{n1} \wedge \dots \wedge v_m = b_{nm})$
- To test if  $(b_1, \dots, b_m)$  is in the set, just evaluate the formula with  $v_1 = b_1, \dots, v_m = b_m$ , i.e. evaluate:  $((v_1 = b_{11} \wedge \dots \wedge v_m = b_{1m}) \vee \dots \vee (v_1 = b_{n1} \wedge \dots \wedge v_m = b_{nm}))[b_1, \dots, b_m](v_1, \dots, v_m)$

74

## Transition relations as Boolean Formulas

- Part of a handshake circuit (model at cycle level – registers are unit delays)



- Primed variables ( $dreq', q0', dack'$ ) represent 'next state'
- Transition relation is:  $(q0' = dreq) \wedge (dack' = dreq \wedge (q0 \vee (\neg q0 \wedge dack)))$
- Transition relation equivalent to:  $(q0' = dreq) \wedge (dack' = dreq \wedge (q0 \vee dack))$
- Define  $\mathcal{R}_{\text{RECEIVER}}$  by:  $\mathcal{R}_{\text{RECEIVER}}((dreq, q0, dack), (dreq', q0', dack')) = (q0' \Leftrightarrow dreq) \wedge (dack' \Leftrightarrow dreq \wedge (q0 \vee dack))$
- $dreq'$  unconstrained, hence non-determinism

75

## Symbolic reachability: sets of states are formulas

- Condition for a state  $s$  to be reachable in one  $\mathcal{R}$ -step from a state in  $\mathcal{B}$ :  $\exists u. \mathcal{B} u \wedge \mathcal{R}(u, s)$
- Define  $\text{ReachBy } n \mathcal{R} \mathcal{B}$  to be set of states reachable in at most  $n$  steps:
  - $\vdash \text{ReachBy } 0 \mathcal{R} \mathcal{B} s = \mathcal{B} s$
  - $\vdash \text{ReachBy } (n+1) \mathcal{R} \mathcal{B} s = \text{ReachBy } n \mathcal{R} \mathcal{B} s \vee \exists u. \text{ReachBy } n \mathcal{R} \mathcal{B} u \wedge \mathcal{R}(u, s)$
- Reachable states are states reachable in a finite number of steps:  $\vdash \text{Reach } \mathcal{R} \mathcal{B} s = \exists n. \text{ReachBy } n \mathcal{R} \mathcal{B} s$
- Key property (equality between predicates represents set equality):  $\vdash (\text{ReachBy } n \mathcal{R} \mathcal{B} = \text{ReachBy } (n+1) \mathcal{R} \mathcal{B}) \Rightarrow (\text{Reach } \mathcal{R} \mathcal{B} = \text{ReachBy } n \mathcal{R} \mathcal{B})$


76

### Represent formulas as Binary Decision Diagrams

- Reduced Ordered Binary Decision Diagrams (ROBDDs or BDDs for short) are a data-structure for representing Boolean formulas
- Key features:
  - canonical (given a variable ordering)
  - efficient to manipulate
- Variables:  $v = \text{if } v \text{ then } 1 \text{ else } 0$  and  $\neg v = \text{if } v \text{ then } 0 \text{ else } 1$
- Example: BDDs of variable  $v$  and  $\neg v$




- Example: BDDs of  $v_1 \wedge v_2$  and  $v_1 \vee v_2$




### More BDD examples

- BDD of  $v_1 = v_2$




- BDD of  $v_1 \neq v_2$



### BDD of a transition relation

- BDDs of  $(v_1' = (v_1 = v_2)) \wedge (v_2' = (v_1 \oplus v_2))$  with two different variable orderings



- Exercise: draw BDD of  $\mathcal{R}_{\text{RECEIVER}}$

### Standard BDD operations

- If formulas  $f_1, f_2$  represent sets  $s_1, s_2$ , respectively then  $f_1 \wedge f_2, f_1 \vee f_2$  represent  $s_1 \cap s_2, s_1 \cup s_2$  respectively
- Standard algorithms can compute boolean operation on BDDs.
- If  $f(x)$  represents  $\{x \mid \mathcal{B}(x)\}$  and  $g(s, s')$  represents  $\{(s, s') \mid \mathcal{R}(s, s')\}$  then  $\exists u. f(u) \wedge g(u, s)$  represents  $\{s \mid \exists u. \mathcal{R}(u, s)\}$
- Exist algorithm to compute BDD of  $\exists u. h(u, v)$  from BDD of  $h(u, v)$ 
  - BDD of  $\exists u. h(u, v)$  is BDD of  $h(\mathbf{T}, v) \vee h(\mathbf{F}, v)$
- Given a BDD representing formula  $f$  with free variables  $v_1, \dots, v_n$  there exists an algorithm to find truth-values  $b_1, \dots, b_n$  such that if  $v_1 = b_1, \dots, v_n = b_n$  then  $f$  evaluates to  $\mathbf{T}$ 
  - $b_1, \dots, b_n$  is a satisfying assignment (solution to SAT problem)
  - $f[(b_1, \dots, b_n)/(v_1, \dots, v_n)]$  evaluates to  $\mathbf{T}$
  - used for counterexample generation (see later)



## Reachable States via BDDs

- Represent  $\mathcal{R}(s, s')$  and  $\mathcal{B} s$  as BDDs
- Iteratively compute BDDs of  $\mathcal{S}_0 s, \mathcal{S}_1 s, \mathcal{S}_2 s$  etc:

$$\begin{aligned} \mathcal{S}_0 s &= \mathcal{B} s \\ \mathcal{S}_1 s &= \mathcal{S}_0 s \vee \exists u. \mathcal{S}_0 u \wedge \mathcal{R}(u, s) \\ \mathcal{S}_2 s &= \mathcal{S}_1 s \vee \exists u. \mathcal{S}_1 u \wedge \mathcal{R}(u, s) \\ &\vdots \\ \mathcal{S}_{n+1} s &= \mathcal{S}_n s \vee \exists u. \mathcal{S}_n u \wedge \mathcal{R}(u, s) \end{aligned}$$

- BDD of  $\exists u. \mathcal{S}_i u \wedge \mathcal{R}(u, s)$  computed by:

$$\exists u. (\mathcal{S}_i s)[u/s] \wedge \mathcal{R}(s, s')[(u, s)/(s, s')]$$

efficient using standard BDD algorithms  
(renaming, then conjunction, then existential quantification)


- At each iteration check  $\mathcal{S}_{n+1} s = \mathcal{S}_n s$  **efficient using BDDs**,  
when  $\mathcal{S}_{n+1} s = \mathcal{S}_n s$  can conclude

$$\text{Reach } \mathcal{R} \mathcal{B} s = \mathcal{S}_n s$$

hence have computed BDD of  $\text{Reach } \mathcal{R} \mathcal{B} s$

81

## Example BDD optimisation: disjunctive partitioning



- Transition relation (asynchronous interleaving semantics):

$$\begin{aligned} \mathcal{R}(x, y, z), (x', y', z') &= \\ &(x' = \delta_x(x, y, z) \wedge y' = y \wedge z' = z) \vee \\ &(x' = x \wedge y' = \delta_y(x, y, z) \wedge z' = z) \vee \\ &(x' = x \wedge y' = y \wedge z' = \delta_z(x, y, z)) \end{aligned}$$

82

## Avoiding building big BDDs

- Transition relation for three machines in parallel

$$\begin{aligned} \mathcal{R}(x, y, z), (x', y', z') &= \\ &(x' = \delta_x(x, y, z) \wedge y' = y \wedge z' = z) \vee \\ &(x' = x \wedge y' = \delta_y(x, y, z) \wedge z' = z) \vee \\ &(x' = x \wedge y' = y \wedge z' = \delta_z(x, y, z)) \end{aligned}$$

- Recall:

$$\begin{aligned} \text{ReachBy } (n+1) \mathcal{R} \mathcal{B} s &= \\ &= \text{ReachBy } n \mathcal{R} \mathcal{B} s \vee \\ &\quad \exists u. \text{ReachBy } n \mathcal{R} \mathcal{B} u \wedge \mathcal{R}(u, s) \end{aligned}$$

- With  $s = (x, y, z)$  it can be shown (see next slide):

$$\begin{aligned} \text{ReachBy } (n+1) \mathcal{R} \mathcal{B} (x, y, z) &= \\ &= \text{ReachBy } n \mathcal{R} \mathcal{B} (x, y, z) \vee \\ &\quad (\exists \bar{x}. \text{ReachBy } n \mathcal{R} \mathcal{B} (\bar{x}, y, z) \wedge x = \delta_x(\bar{x}, y, z)) \vee \\ &\quad (\exists \bar{y}. \text{ReachBy } n \mathcal{R} \mathcal{B} (x, \bar{y}, z) \wedge y = \delta_y(x, \bar{y}, z)) \vee \\ &\quad (\exists \bar{z}. \text{ReachBy } n \mathcal{R} \mathcal{B} (x, y, \bar{z}) \wedge z = \delta_z(x, y, \bar{z})) \end{aligned}$$

- $\mathcal{R}(u, s)$  not a subterm: 'early quantification', 'disjunctive partitioning'

83

## More Details (Exercise: check the logic below)

Let  $\text{Ry}(\bar{x}, \bar{y}, \bar{z})$  abbreviate  $\text{ReachBy } n \mathcal{R} \mathcal{B}(\bar{x}, \bar{y}, \bar{z})$  then:

$$\begin{aligned} &\exists \bar{x} \bar{y} \bar{z}. \text{ReachBy } n \mathcal{R} \mathcal{B}(\bar{x}, \bar{y}, \bar{z}) \wedge \mathcal{R}((\bar{x}, \bar{y}, \bar{z}), (x, y, z)) \\ &= \exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge \mathcal{R}((\bar{x}, \bar{y}, \bar{z}), (x, y, z)) \\ &= \exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge ((x = \delta_x(\bar{x}, \bar{y}, \bar{z}) \wedge y = \bar{y} \wedge z = \bar{z}) \vee \\ &\quad (x = \bar{x} \wedge y = \delta_y(\bar{x}, \bar{y}, \bar{z}) \wedge z = \bar{z}) \vee \\ &\quad (x = \bar{x} \wedge y = \bar{y} \wedge z = \delta_z(\bar{x}, \bar{y}, \bar{z}))) \\ &= (\exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge x = \delta_x(\bar{x}, \bar{y}, \bar{z}) \wedge y = \bar{y} \wedge z = \bar{z}) \vee \\ &\quad (\exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge x = \bar{x} \wedge y = \delta_y(\bar{x}, \bar{y}, \bar{z}) \wedge z = \bar{z}) \vee \\ &\quad (\exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, \bar{y}, \bar{z}) \wedge x = \bar{x} \wedge y = \bar{y} \wedge z = \delta_z(\bar{x}, \bar{y}, \bar{z})) \\ &= (\exists \bar{x} \bar{y} \bar{z}. \text{Ry}(\bar{x}, y, z) \wedge x = \delta_x(\bar{x}, y, z) \wedge y = \bar{y} \wedge z = \bar{z}) \vee \\ &\quad (\exists \bar{x} \bar{y} \bar{z}. \text{Ry}(x, \bar{y}, z) \wedge x = \bar{x} \wedge y = \delta_y(\bar{x}, \bar{y}, z) \wedge z = \bar{z}) \vee \\ &\quad (\exists \bar{x} \bar{y} \bar{z}. \text{Ry}(x, y, \bar{z}) \wedge x = \bar{x} \wedge y = \bar{y} \wedge z = \delta_z(\bar{x}, \bar{y}, \bar{z})) \\ &= ((\exists \bar{x}. \text{Ry}(\bar{x}, y, z) \wedge x = \delta_x(\bar{x}, y, z)) \wedge (\exists \bar{y}. y = \bar{y}) \wedge (\exists \bar{z}. z = \bar{z})) \vee \\ &\quad ((\exists \bar{x}. x = \bar{x}) \wedge (\exists \bar{y}. \text{Ry}(x, \bar{y}, z) \wedge y = \delta_y(\bar{x}, \bar{y}, z)) \wedge (\exists \bar{z}. z = \bar{z})) \vee \\ &\quad ((\exists \bar{x}. x = \bar{x}) \wedge (\exists \bar{y}. y = \bar{y}) \wedge (\exists \bar{z}. \text{Ry}(x, y, \bar{z}) \wedge z = \delta_z(\bar{x}, \bar{y}, \bar{z}))) \\ &= (\exists \bar{x}. \text{Ry}(\bar{x}, y, z) \wedge x = \delta_x(\bar{x}, y, z)) \vee \\ &\quad (\exists \bar{y}. \text{Ry}(x, \bar{y}, z) \wedge y = \delta_y(x, \bar{y}, z)) \vee \\ &\quad (\exists \bar{z}. \text{Ry}(x, y, \bar{z}) \wedge z = \delta_z(x, y, \bar{z})) \end{aligned}$$

84

## Verification and Counterexamples

- Typical safety question:
  - is  $Q$  true in all reachable states?
  - i.e. is  $\text{Reach } \mathcal{R} \mathcal{B} s \Rightarrow Q s$  true?
- Compute BDD of  $\text{Reach } \mathcal{R} \mathcal{B} s \Rightarrow Q s$
- Formula is true if BDD is the single node  $\perp$ 
  - because  $\top$  represented by a unique BDD (canonical property)
- If BDD is not  $\perp$  can get counterexample

85

## Generating Counterexample Traces

### BDD algorithms can find satisfying assignments (SAT)

- Suppose  $\text{Reach } \mathcal{R} \mathcal{B} s \Rightarrow Q s$  is not true
- Must exist  $s$  satisfying  $\text{Reach } \mathcal{R} \mathcal{B} s \wedge \neg Q s$
- Find counterexample algorithm:
  - iteratively generate BDDs of  $\text{ReachBy } i \mathcal{R} \mathcal{B} s$  ( $i = 0, 1, \dots$ )
  - at each stage check if  $\text{ReachBy } i \mathcal{R} \mathcal{B} s \wedge \neg(Q s)$  satisfiable
  - hence find first  $n$  and, using SAT, a state  $s_n$  such that
    - i.e.  $(\text{ReachBy } n \mathcal{R} \mathcal{B} s \wedge \neg(Q s)) [s_n/s]$
    - $\text{ReachBy } n \mathcal{R} \mathcal{B} s_n \wedge \neg(Q s_n)$
- Then use BDD SAT to get  $s_{n-1}$  where
  - $(\text{ReachBy } (n-1) \mathcal{R} \mathcal{B} s \wedge \mathcal{R}(s, s_n)) [s_{n-1}/s]$
  - i.e.  $\text{ReachBy } (n-1) \mathcal{R} \mathcal{B} s_{n-1} \wedge \mathcal{R}(s_{n-1}, s_n)$
- Iteratively trace backwards to get  $s_n, \dots, s_0$  where for  $0 < i \leq n$ :
  - $\text{ReachBy } (i-1) \mathcal{R} \mathcal{B} s_{i-1} \wedge \mathcal{R}(s_{i-1}, s_i)$
- Can sometimes apply partitioning, so BDD of  $\mathcal{R}$  not needed

86

## Example (from an exam)

Consider a 3x3 array of 9 switches



Suppose each switch 1,2,...,9 can either be on or off, and that toggling any switch will automatically toggle all its immediate neighbours. For example, toggling switch 5 will also toggle switches 2, 4, 6 and 8, and toggling switch 6 will also toggle switches 3, 5 and 9.

- Devise a state space [4 marks] and transition relation [6 marks] to represent the behavior of the array of switches
- You are given the problem of getting from an initial state in which even numbered switches are on and odd numbered switches are off, to a final state in which all the switches are off. Write down predicates on your state space that characterises the initial [2 marks] and final [2 marks] states.
- Explain how you might use a model checker to find a sequences of switches to toggle to get from the initial to final state. [6 marks] You are not expected to actually solve the problem, but only to explain how to represent it in terms of model checking.

87

## Solution

The state space can consist of the set of vectors

$(v_0, v_1, v_2, v_3, v_4, v_5, v_6, v_7, v_8)$

where the boolean variable  $v_i$  represents switch number  $i+1$ , and is true if and only if switch  $i+1$  is  $\top$ .

A transition relation **Trans** is then defined by:

$$\begin{aligned}
 & \text{Trans}((v_0, v_1, v_2, v_3, v_4, v_5, v_6, v_7, v_8), (v_0', v_1', v_2', v_3', v_4', v_5', v_6', v_7', v_8')) \\
 &= ((v_0' = \neg v_0) \wedge (v_1' = \neg v_1) \wedge (v_2' = \neg v_2) \wedge (v_3' = \neg v_3) \wedge (v_4' = \neg v_4) \wedge \\
 & \quad (v_5' = \neg v_5) \wedge (v_6' = \neg v_6) \wedge (v_7' = \neg v_7) \wedge (v_8' = \neg v_8)) \quad (\text{toggle switch 1}) \\
 & \vee ((v_0' = \neg v_0) \wedge (v_1' = \neg v_1) \wedge (v_2' = \neg v_2) \wedge (v_3' = v_3) \wedge (v_4' = \neg v_4) \wedge \\
 & \quad (v_5' = v_5) \wedge (v_6' = v_6) \wedge (v_7' = v_7) \wedge (v_8' = v_8)) \quad (\text{toggle switch 2}) \\
 & \vee ((v_0' = v_0) \wedge (v_1' = \neg v_1) \wedge (v_2' = \neg v_2) \wedge (v_3' = v_3) \wedge (v_4' = \neg v_4) \wedge \\
 & \quad (v_5' = \neg v_5) \wedge (v_6' = v_6) \wedge (v_7' = v_7) \wedge (v_8' = v_8)) \quad (\text{toggle switch 3}) \\
 & \vee ((v_0' = \neg v_0) \wedge (v_1' = v_1) \wedge (v_2' = v_2) \wedge (v_3' = \neg v_3) \wedge (v_4' = \neg v_4) \wedge \\
 & \quad (v_5' = v_5) \wedge (v_6' = \neg v_6) \wedge (v_7' = v_7) \wedge (v_8' = v_8)) \quad (\text{toggle switch 4}) \\
 & \vee ((v_0' = v_0) \wedge (v_1' = \neg v_1) \wedge (v_2' = v_2) \wedge (v_3' = \neg v_3) \wedge (v_4' = \neg v_4) \wedge \\
 & \quad (v_5' = \neg v_5) \wedge (v_6' = v_6) \wedge (v_7' = \neg v_7) \wedge (v_8' = v_8)) \quad (\text{toggle switch 5}) \\
 & \vee ((v_0' = v_0) \wedge (v_1' = v_1) \wedge (v_2' = \neg v_2) \wedge (v_3' = v_3) \wedge (v_4' = \neg v_4) \wedge \\
 & \quad (v_5' = \neg v_5) \wedge (v_6' = v_6) \wedge (v_7' = v_7) \wedge (v_8' = \neg v_8)) \quad (\text{toggle switch 6}) \\
 & \vee ((v_0' = v_0) \wedge (v_1' = v_1) \wedge (v_2' = v_2) \wedge (v_3' = \neg v_3) \wedge (v_4' = v_4) \wedge \\
 & \quad (v_5' = v_5) \wedge (v_6' = \neg v_6) \wedge (v_7' = \neg v_7) \wedge (v_8' = v_8)) \quad (\text{toggle switch 7}) \\
 & \vee ((v_0' = v_0) \wedge (v_1' = v_1) \wedge (v_2' = v_2) \wedge (v_3' = v_3) \wedge (v_4' = \neg v_4) \wedge \\
 & \quad (v_5' = v_5) \wedge (v_6' = \neg v_6) \wedge (v_7' = \neg v_7) \wedge (v_8' = \neg v_8)) \quad (\text{toggle switch 8}) \\
 & \vee ((v_0' = \neg v_0) \wedge (v_1' = v_1) \wedge (v_2' = v_2) \wedge (v_3' = v_3) \wedge (v_4' = v_4) \wedge \\
 & \quad (v_5' = \neg v_5) \wedge (v_6' = v_6) \wedge (v_7' = \neg v_7) \wedge (v_8' = \neg v_8)) \quad (\text{toggle switch 9})
 \end{aligned}$$

88

Predicates *Init*, *Final* characterising the initial and final states, respectively, are defined by:

$$\text{Init}(v_0, v_1, v_2, v_3, v_4, v_5, v_6, v_7, v_8) = \neg v_0 \wedge v_1 \wedge \neg v_2 \wedge v_3 \wedge \neg v_4 \wedge v_5 \wedge \neg v_6 \wedge v_7 \wedge \neg v_8$$

$$\text{Final}(v_0, v_1, v_2, v_3, v_4, v_5, v_6, v_7, v_8) = \neg v_0 \wedge \neg v_1 \wedge \neg v_2 \wedge \neg v_3 \wedge \neg v_4 \wedge \neg v_5 \wedge \neg v_6 \wedge \neg v_7 \wedge \neg v_8$$


Model checkers can find counter-examples to properties, and sequences of transitions from an initial state to a counter-example state. Thus we could use a model checker to find a trace to a counter-example to the property that  $\neg \text{Final}(v_0, v_1, v_2, v_3, v_4, v_5, v_6, v_7, v_8)$ .

### Properties

- Reach  $\mathcal{R} \mathcal{B} s \Rightarrow Q$  means  $Q$  true in all reachable states
- Might want to verify other properties, e.g:
  1. *DeviceEnabled* is always true somewhere along every path starting anywhere (i.e. it holds infinitely often along every path)
  2. From any state it is possible to get to a state for which *Restart* holds
  3. *Ack* is true on all paths sometime between  $i$  units of time later and  $j$  units of time later.
- CTL is a logic for expressing such properties
- Exist efficient algorithms for checking them
- Model checking:
  - check property in a model
  - Emerson, Clarke & Sifakis, early 1980s – Turing award 2008
  - used in industry (e.g. IBM's RuleBase tool)
- Language wars: CTL vs LTL, PSL vs SVA


### Concrete example

- Consider circuit below:




- Input: dreq, registers: q0, dack

- Timing Diagram:



If *dreq* rises, then it continues high, until it is acknowledged by a rise on *dack*.  
 If *dreq* falls, then it will continue low until *dack* false.

### Paths and computations



- Properties can asserted about complete computation trees (CTL)
- Properties can be asserted just about paths (LTL)

## Paths, branching time and linear time

- Let  $\mathcal{R}$  have type  $\alpha \times \alpha \rightarrow \text{bool}$ 
  - $\mathcal{R}$  is a transition relation
  - $\alpha$  ranges (intuitively) over **states**
- An  $\mathcal{R}$ -path is a function  $\sigma : \text{num} \rightarrow \alpha$  such that:  $\forall t. \mathcal{R}(\sigma(t), \sigma(t+1))$
- $\text{Path}(\mathcal{R}, s)\sigma$  means  $\sigma$  is an  $\mathcal{R}$ -path from  $s$   
 $\text{Path}(\mathcal{R}, s)\sigma = (\sigma(0)=s) \wedge \forall t. \mathcal{R}(\sigma(t), \sigma(t+1))$   
 .....
- CTL is a **branching time** logic
  - properties may hold along all paths – A
  - properties may hold along some paths – E
- LTL is a **linear time** logic
  - only properties along all paths – no path quantifiers

93

## Computation Tree Logic (CTL)

- Syntax of CTL well-formed formulas:

|                                                  |                           |
|--------------------------------------------------|---------------------------|
| $\text{wff} ::= \text{Atom}(p)$                  | (Atomic formula)          |
| $\neg \text{wff}$                                | (Negation)                |
| $\text{wff}_1 \wedge \text{wff}_2$               | (Conjunction)             |
| $\text{wff}_1 \vee \text{wff}_2$                 | (Disjunction)             |
| $\text{wff}_1 \Rightarrow \text{wff}_2$          | (Implication)             |
| $\text{AX} \text{wff}$                           | (All successors)          |
| $\text{EX} \text{wff}$                           | (Some successors)         |
| $\text{A}[\text{wff}_1 \text{ U } \text{wff}_2]$ | (Until – along all paths) |
| $\text{E}[\text{wff}_1 \text{ U } \text{wff}_2]$ | (Until – along some path) |

- Atomic formulas  $p$  are properties of states
  - sometimes just write “ $p$ ” rather than “ $\text{Atom}(p)$ ”
- General CTL formulas  $P$  are properties of models

94

## Semantics of CTL (shallow embedding)

- A model is a pair  $(\mathcal{R}, s)$  — a transition relation and an initial state
- Define:
 

|                            |                                                                                                                                                                                                                     |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| $\text{Atom}(p)$           | $= \lambda(\mathcal{R}, s). p(s)$                                                                                                                                                                                   |
| $\neg P$                   | $= \lambda(\mathcal{R}, s). \neg(P(\mathcal{R}, s))$                                                                                                                                                                |
| $P \wedge Q$               | $= \lambda(\mathcal{R}, s). P(\mathcal{R}, s) \wedge Q(\mathcal{R}, s)$                                                                                                                                             |
| $P \vee Q$                 | $= \lambda(\mathcal{R}, s). P(\mathcal{R}, s) \vee Q(\mathcal{R}, s)$                                                                                                                                               |
| $P \Rightarrow Q$          | $= \lambda(\mathcal{R}, s). P(\mathcal{R}, s) \Rightarrow Q(\mathcal{R}, s)$                                                                                                                                        |
| $\text{AX} P$              | $= \lambda(\mathcal{R}, s). \forall s'. \mathcal{R}(s, s') \Rightarrow P(\mathcal{R}, s')$                                                                                                                          |
| $\text{EX} P$              | $= \lambda(\mathcal{R}, s). \exists s'. \mathcal{R}(s, s') \wedge P(\mathcal{R}, s')$                                                                                                                               |
| $\text{A}[P \text{ U } Q]$ | $= \lambda(\mathcal{R}, s). \forall \sigma. \text{Path}(\mathcal{R}, s)\sigma$<br>$\quad \Rightarrow \exists i. Q(\mathcal{R}, \sigma(i))$<br>$\quad \wedge \forall j. j < i \Rightarrow P(\mathcal{R}, \sigma(j))$ |
| $\text{E}[P \text{ U } Q]$ | $= \lambda(\mathcal{R}, s). \exists \sigma. \text{Path}(\mathcal{R}, s)\sigma$<br>$\quad \wedge \exists i. Q(\mathcal{R}, \sigma(i))$<br>$\quad \wedge \forall j. j < i \Rightarrow P(\mathcal{R}, \sigma(j))$      |

95

## The defined operator AF

- Define  $\text{AFP} = \text{A}[\text{T U } P]$
- $\text{AFP}$  is true if  $P$  holds somewhere along every  $\mathcal{R}$ -path –  $P$  is *inevitable*

|              |                                                                                                             |
|--------------|-------------------------------------------------------------------------------------------------------------|
| $\text{AFP}$ | $= \text{A}[\text{T U } P]$                                                                                 |
|              | $= \lambda(\mathcal{R}, s).$                                                                                |
|              | $\forall \sigma.$                                                                                           |
|              | $\text{Path}(\mathcal{R}, s)\sigma$                                                                         |
|              | $\Rightarrow$                                                                                               |
|              | $\exists i. P(\mathcal{R}, \sigma(i)) \wedge \forall j. j < i \Rightarrow \text{T}(\mathcal{R}, \sigma(j))$ |
|              | $= \lambda(\mathcal{R}, s).$                                                                                |
|              | $\forall \sigma.$                                                                                           |
|              | $\text{Path}(\mathcal{R}, s)\sigma$                                                                         |
|              | $\Rightarrow$                                                                                               |
|              | $\exists i. P(\mathcal{R}, \sigma(i))$                                                                      |

96

### The defined operator EF

- Define  $EF P = E[T \cup P]$
- $EF P$  is true if  $P$  holds somewhere along some  $\mathcal{R}$ -path – i.e.  $P$  potentially holds

$$\begin{aligned}
 EF P &= E[T \cup P] \\
 &= \lambda(\mathcal{R}, s). \\
 &\quad \exists \sigma. \\
 &\quad \quad \text{Path}(\mathcal{R}, s)\sigma \\
 &\quad \quad \wedge \\
 &\quad \quad \exists i. P(\mathcal{R}, \sigma(i)) \wedge \forall j. j < i \Rightarrow T(\mathcal{R}, \sigma(j)) \\
 &= \lambda(\mathcal{R}, s). \\
 &\quad \exists \sigma. \\
 &\quad \quad \text{Path}(\mathcal{R}, s)\sigma \\
 &\quad \quad \wedge \\
 &\quad \quad \exists i. P(\mathcal{R}, \sigma(i))
 \end{aligned}$$

97

### The defined operator AG

- Define  $AG P = \neg EF(\neg P)$
- $AG P$  is true if  $P$  holds everywhere along every  $\mathcal{R}$ -path

$$\begin{aligned}
 AG P &= \neg EF(\neg P) \\
 &= \lambda(\mathcal{R}, s). (\neg EF(\neg P))(\mathcal{R}, s) \\
 &= \lambda(\mathcal{R}, s). \neg(\exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \exists i. (\neg P)(\mathcal{R}, \sigma(i))) \\
 &= \lambda(\mathcal{R}, s). \neg(\exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \exists i. \neg P(\mathcal{R}, \sigma(i))) \\
 &= \lambda(\mathcal{R}, s). \forall \sigma. \neg(\text{Path}(\mathcal{R}, s)\sigma \wedge \exists i. \neg P(\mathcal{R}, \sigma(i))) \\
 &= \lambda(\mathcal{R}, s). \forall \sigma. \neg \text{Path}(\mathcal{R}, s)\sigma \vee \neg(\exists i. \neg P(\mathcal{R}, \sigma(i))) \\
 &= \lambda(\mathcal{R}, s). \forall \sigma. \neg \text{Path}(\mathcal{R}, s)\sigma \vee \forall i. \neg \neg P(\mathcal{R}, \sigma(i)) \\
 &= \lambda(\mathcal{R}, s). \forall \sigma. \neg \text{Path}(\mathcal{R}, s)\sigma \vee \forall i. P(\mathcal{R}, \sigma(i)) \\
 &= \lambda(\mathcal{R}, s). \forall \sigma. \text{Path}(\mathcal{R}, s)\sigma \Rightarrow \forall i. P(\mathcal{R}, \sigma(i))
 \end{aligned}$$

- $AG P$  means  $P$  true at all reachable states
- $AG(\text{Atom } p)(\mathcal{R}, s) \equiv \forall s'. \text{Reach } \mathcal{R}(\lambda x. x=s) s' \Rightarrow p(s')$

98

### The defined operator EG

- $EG P$  is true if  $P$  holds everywhere along some  $\mathcal{R}$ -path

$$\begin{aligned}
 EG P &= \neg AF(\neg P) \\
 &= \lambda(\mathcal{R}, s). (\neg AF(\neg P))(\mathcal{R}, s) \\
 &= \lambda(\mathcal{R}, s). \neg(\forall \sigma. \text{Path}(\mathcal{R}, s)\sigma \Rightarrow \exists i. (\neg P)(\mathcal{R}, \sigma(i))) \\
 &= \lambda(\mathcal{R}, s). \neg(\forall \sigma. \text{Path}(\mathcal{R}, s)\sigma \Rightarrow \exists i. \neg P(\mathcal{R}, \sigma(i))) \\
 &= \lambda(\mathcal{R}, s). \exists \sigma. \neg(\text{Path}(\mathcal{R}, s)\sigma \Rightarrow \exists i. \neg P(\mathcal{R}, \sigma(i))) \\
 &= \lambda(\mathcal{R}, s). \exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \neg(\exists i. \neg P(\mathcal{R}, \sigma(i))) \\
 &= \lambda(\mathcal{R}, s). \exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \forall i. \neg \neg P(\mathcal{R}, \sigma(i)) \\
 &= \lambda(\mathcal{R}, s). \exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge \forall i. P(\mathcal{R}, \sigma(i))
 \end{aligned}$$

99

### The defined operator A[PWQ]

- $A[PWQ]$  is a ‘partial correctness’ version of  $A[PUQ]$
- It is true if along a path if
  - $P$  always holds along the path
  - $Q$  holds sometime on the path, and until it does  $P$  holds

- Define

$$\begin{aligned}
 A[PWQ] &= \neg E[(P \wedge \neg Q)U(\neg P \wedge \neg Q)] \\
 &= \lambda(\mathcal{R}, s). (\neg E[(P \wedge \neg Q)U(\neg P \wedge \neg Q)])(\mathcal{R}, s) \\
 &= \lambda(\mathcal{R}, s). \neg(E[(P \wedge \neg Q)U(\neg P \wedge \neg Q)])(\mathcal{R}, s) \\
 &= \lambda(\mathcal{R}, s). \\
 &\quad \neg(\exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 &\quad \quad \wedge \\
 &\quad \quad \exists i. (\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \\
 &\quad \quad \wedge \\
 &\quad \quad \forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j)))
 \end{aligned}$$

- Exercise: understand the next three slides

100

### A[PWQ] continued (1)

- Continuing:

$$\begin{aligned}
 & \lambda(\mathcal{R}, s). \\
 & \quad \neg(\exists\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \quad \wedge \\
 & \quad \quad \exists i. (\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \wedge \forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j))) \\
 = & \lambda(\mathcal{R}, s). \\
 & \quad \forall\sigma. \neg(\text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \quad \wedge \\
 & \quad \quad \exists i. (\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \wedge \forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j))) \\
 = & \lambda(\mathcal{R}, s). \\
 & \quad \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \neg(\exists i. (\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \wedge \forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j))) \\
 = & \lambda(\mathcal{R}, s). \\
 & \quad \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \forall i. \neg(\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \vee \neg(\forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j)))
 \end{aligned}$$

101

### A[PWQ] continued (2)

- Continuing:

$$\begin{aligned}
 & \lambda(\mathcal{R}, s). \\
 & \quad \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \forall i. \neg(\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \vee \neg(\forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j))) \\
 = & \lambda(\mathcal{R}, s). \\
 & \quad \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \forall i. \neg(\forall j. j < i \Rightarrow (P \wedge \neg Q)(\mathcal{R}, \sigma(j))) \\
 & \quad \vee \\
 & \quad \neg(\neg P \wedge \neg Q)(\mathcal{R}, \sigma(i)) \\
 = & \lambda(\mathcal{R}, s). \\
 & \quad \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \forall i. (\forall j. j < i \Rightarrow P(\mathcal{R}, \sigma(j)) \wedge \neg Q(\mathcal{R}, \sigma(j))) \\
 & \quad \Rightarrow \\
 & \quad P(\mathcal{R}, \sigma(i)) \vee Q(\mathcal{R}, \sigma(i))
 \end{aligned}$$

- Exercise: does this correspond to earlier description of A[PWQ]?

- this exercise illustrates the subtlety of writing CTL!

102

### A[PWF] = AG P

- From last slide:

$$\begin{aligned}
 & \text{A}[PWF] \\
 = & \lambda(\mathcal{R}, s). \\
 & \quad \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \forall i. (\forall j. j < i \Rightarrow P(\mathcal{R}, \sigma(j)) \wedge \neg Q(\mathcal{R}, \sigma(j))) \\
 & \quad \Rightarrow \\
 & \quad P(\mathcal{R}, \sigma(i)) \vee Q(\mathcal{R}, \sigma(i))
 \end{aligned}$$

- Set Q to be F:

$$\begin{aligned}
 & \text{A}[PWF] \\
 = & \lambda(\mathcal{R}, s). \\
 & \quad \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \\
 & \quad \Rightarrow \\
 & \quad \forall i. (\forall j. j < i \Rightarrow P(\mathcal{R}, \sigma(j)) \wedge \neg F(\mathcal{R}, \sigma(j))) \\
 & \quad \Rightarrow \\
 & \quad P(\mathcal{R}, \sigma(i)) \vee F(\mathcal{R}, \sigma(i))
 \end{aligned}$$

- Simplify:

$$\begin{aligned}
 & \text{A}[PWF] \\
 = & \lambda(\mathcal{R}, s). \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \Rightarrow \forall i. (\forall j. j < i \Rightarrow P(\mathcal{R}, \sigma(j))) \Rightarrow P(\mathcal{R}, \sigma(i))
 \end{aligned}$$

- By induction on i:

$$\text{A}[PWF] = \lambda(\mathcal{R}, s). \forall\sigma. \text{Path}(\mathcal{R}, s)\sigma \Rightarrow \forall i. P(\mathcal{R}, \sigma(i))$$

- Exercise: describe the property specified by A[TWQ]

103

### Example of current research

TCAD Newsletter - March 2010 Issue  
Placing you one click away from the best new CAD research!

#### Regular Papers

=====

Zheng, H.; "Compositional Reachability Analysis for Efficient Modular Verification of Asynchronous Designs"

Abstract: Compositional verification is essential to address state explosion in model checking. Traditionally, an over-approximate context is needed for each individual component in a system for sound verification. This may cause state explosion for the intermediate results as well as inefficiency for abstraction refinement. This paper presents an opposite approach, a compositional reachability method, which constructs the state space of each component from an under-approximate context gradually until a counter-example is found or a fixpoint in state space is reached. This method has an additional advantage in that counter-examples, if there are any, can be found much earlier, thus leading to faster verification. Furthermore, this modular verification framework does not require complex compositional reasoning rules. The experimental results indicate that this method is promising.

URL: <http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=5419238&isnumber=5419222>

### Summary of CTL operators (primitive + defined)

#### • CTL formulas:

|                            |                                                                 |
|----------------------------|-----------------------------------------------------------------|
| $\text{Atom}(p)$           | (Atomic formula - $p : \text{states} \rightarrow \text{bool}$ ) |
| $\neg P$                   | (Negation)                                                      |
| $P \wedge Q$               | (Conjunction)                                                   |
| $P \vee Q$                 | (Disjunction)                                                   |
| $P \Rightarrow Q$          | (Implication)                                                   |
| $\text{AX}P$               | (All successors)                                                |
| $\text{EXP}$               | (Some successors)                                               |
| $\text{AFP}$               | (Somewhere - along all paths)                                   |
| $\text{EFP}$               | (Somewhere - along some path)                                   |
| $\text{AG}P$               | (Everywhere - along all paths)                                  |
| $\text{EG}P$               | (Everywhere - along some path)                                  |
| $\text{A}[P \text{ U } Q]$ | (Until - along all paths)                                       |
| $\text{E}[P \text{ U } Q]$ | (Until - along some path)                                       |
| $\text{A}[P \text{ W } Q]$ | (Unless - along all paths)                                      |
| $\text{E}[P \text{ W } Q]$ | (Unless - along some path)                                      |

#### • Say ' $P$ holds' if $P(\mathcal{R}, s)$ for all initial states $s$

### Example CTL formulas

#### • $\text{EF}(Started \wedge \neg Ready)$

It is possible to get to a state where *Started* holds but *Ready* does not hold

#### • $\text{AG}(Req \Rightarrow \text{AF}Ack)$

If a request *Req* occurs, then it will eventually be acknowledged by *Ack*

#### • $\text{AG}(\text{AF}DeviceEnabled)$

*DeviceEnabled* is always true somewhere along every path starting anywhere: i.e. *DeviceEnabled* holds infinitely often along every path

#### • $\text{AG}(\text{EF}Restart)$

From any state it is possible to get to a state for which *Restart* holds

### More CTL examples (1)

#### • $\text{AG}(Req \Rightarrow \text{A}[Req \text{ U } Ack])$

If a request *Req* occurs, then it continues to hold, until it is eventually acknowledged

#### • $\text{AG}(Req \Rightarrow \text{AX}(\text{A}[\neg Req \text{ U } Ack]))$

Whenever *Req* is true either it must become false on the next cycle and remains false until *Ack*, or *Ack* must become true on the next cycle

Exercise: is the AX necessary?

#### • $\text{AG}(Req \Rightarrow (\neg Ack \Rightarrow \text{AX}(\text{A}[Req \text{ U } Ack])))$

Whenever *Req* is true and *Ack* is false then *Ack* will eventually become true and until it does *Req* will remain true

Exercise: is the AX necessary?

## More CTL examples (2)

- $AG[Enabled \Rightarrow AG[Start \Rightarrow A[\neg Waiting \cup Ack]]]$   
 If *Enabled* is ever true then if *Start* is true in any subsequent state then *Ack* will eventually become true, and until it does *Waiting* will be false
- $AG[\neg Req_1 \wedge \neg Req_2 \Rightarrow A[\neg Req_1 \wedge \neg Req_2 \cup (Start \wedge \neg Req_2)]]$   
 Whenever *Req*<sub>1</sub> and *Req*<sub>2</sub> are false, they remain false until *Start* becomes true with *Req*<sub>2</sub> still false
- $AG[Req \Rightarrow AX(Ack \Rightarrow AF \neg Req)]$   
 If *Req* is true and *Ack* becomes true one cycle later, then eventually *Req* will become false

5

## Some abbreviations

- $AX_i P \equiv \underbrace{AX(AX(\dots(AX P)\dots))}_i$   
 $i$  instances of  $AX$   
 $P$  is true on all paths  $i$  units of time later
- $ABF_{i,j} P \equiv \underbrace{AX_i(P \vee AX(P \vee \dots AX(P \vee AX P)\dots))}_j$   
 $j - i$  instances of  $AX$   
 $P$  is true on all paths sometime between  $i$  units of time later and  $j$  units of time later
- $AG[Req \Rightarrow AX[Ack_1 \wedge ABF_{1,6}(Ack_2 \wedge A[Wait \cup Reply])]]$   
 One cycle after *Req*, *Ack*<sub>1</sub> should become true, and then *Ack*<sub>2</sub> becomes true 1 to 6 cycles later and then eventually *Reply* becomes true, but until it does *Wait* holds from the time of *Ack*<sub>2</sub>
- More abbreviations in the 'Industry Standard' language PSL

6

## CTL model checking algorithm

- A model is a relation  $\mathcal{R}$
- A property is a CTL formula  $P$
- **Model checking:** given CTL formula  $P$  compute  $\{s \mid P(\mathcal{R}, s)\}$
- $P(\mathcal{R}, s_0)$  true if and only if  $s_0 \in \{s \mid P(\mathcal{R}, s)\}$
- Assume set of states to be finite  
 (infinite state model checking possible for some models)
- Already seen how to model check reachability  
 $AG(Atom\ p)(\mathcal{R}, s) \equiv \forall s'. \text{Reach } \mathcal{R} (\text{Eq } s) s' \Rightarrow p(s')$   
 so can model check  $AG$  of atomic properties – compute:  
 $\{s' \mid \text{Reach } \mathcal{R} (\text{Eq } s) s' \Rightarrow p(s')\}$ ,  
 e.g. via BDD of  
 $\text{Reach } \mathcal{R} (\text{Eq } s) s' \Rightarrow p(s')$

7

## Checking $EF_{Atom(p)}$

$EF_{Atom(p)}(\mathcal{R}, s)$  if  $p$  holds along some path starting at  $s$

- Mark all the states satisfying  $p$
- Repeatedly mark all the states which have at least one marked successor until no change
- $\{s \mid EF_{Atom(p)}(\mathcal{R}, s)\}$  computed by generating:  


$$\begin{aligned} \mathcal{S}_0 &= \{s \mid (Atom\ p)(\mathcal{R}, s)\} \\ &= \{s \mid p(s)\} \\ \mathcal{S}_{i+1} &= \mathcal{S}_i \cup \{s \mid \exists s'. \mathcal{R}(s, s') \wedge s' \in \mathcal{S}_i\} \end{aligned}$$
- $EF_{Atom(p)}$  is true in marked states and false in unmarked states
- Algorithm similar for  $AF_{Atom(p)}$ :  
 repeatedly mark all the states which have all successors marked
- To check  $AF\ EF_{Atom(p)}$ :
  - apply  $EF$  algorithm
  - starting with resulting marking apply  $AF$  algorithm

8



## Recall handshake example

- Part of a handshake circuit



- Transition relation:

$$(q0' = dreq) \wedge (dack' = dreq \wedge (q0 \vee dack))$$

- Define  $\mathcal{R}_{\text{RECEIVER}}$  by:

$$\mathcal{R}_{\text{RECEIVER}}((dreq, q0, dack), (dreq', q0', dack')) = (q0' \Leftrightarrow dreq) \wedge (dack' \Leftrightarrow dreq \wedge (q0 \vee dack))$$

- Primed variables ( $dreq', q0', dack'$ ) represent 'next state'
- $dreq'$  unconstrained, hence non-determinism

9

## Model checking RECEIVER


- Possible states for RECEIVER:

$$\{000, 001, 010, 011, 100, 101, 110, 111\}$$

where  $b_2b_1b_0$  denotes state

$$dreq = b_2 \wedge q0 = b_1 \wedge dack = b_0$$


- Graph of the transition relation:



- $i$  above a state indicates membership of  $S_i$  (defined below)

10

## Example: $\text{EF}(dreq \wedge q0 \wedge dack)$



- Define:

$$P = \text{Atom}(\lambda b_2b_1b_0. b_2 \wedge b_1 \wedge b_0)$$

$$P(\mathcal{R}_{\text{RECEIVER}}, b_2b_1b_0) = b_2 \wedge b_1 \wedge b_0$$

- Define:


$$S_0 = \{b_2b_1b_0 \mid P(\mathcal{R}_{\text{RECEIVER}}, b_2b_1b_0)\}$$

$$S_{i+1} = S_i \cup \{s \mid \exists s'. \mathcal{R}(s, s') \wedge s' \in S_i\}$$

$$= S_i \cup \{b_2b_1b_0 \mid \exists b_2'b_1'b_0'. (b_1' = b_2) \wedge (b_0' = b_2 \wedge (b_1 \vee b_0)) \wedge b_2'b_1'b_0' \in S_i\}$$

11

## Checking $\text{EF}(dreq \wedge q0 \wedge dack)$



- Recall:

$$S_0 = \{b_2b_1b_0 \mid P(\mathcal{R}_{\text{RECEIVER}}, b_2b_1b_0)\}$$

$$S_{i+1} = S_i \cup \{b_2b_1b_0 \mid \exists b_2'b_1'b_0'. (b_1' = b_2) \wedge (b_0' = b_2 \wedge (b_1 \vee b_0)) \wedge b_2'b_1'b_0' \in S_i\}$$

- Compute:

$$S_0 = \{111\}$$

$$S_1 = \{111\} \cup \{101, 110\}$$

$$= \{111, 101, 110\}$$

$$S_2 = \{111, 101, 110\} \cup \{100\}$$

$$= \{111, 101, 110, 100\}$$

$$S_3 = \{111, 101, 110, 100\} \cup \{000, 001, 010, 011\}$$

$$= \{111, 101, 110, 100, 000, 001, 010, 011\}$$

$$S_i = S_3 \quad (i > 3)$$

- Hence  $\forall s. \text{EF}(\text{Atom}(\lambda(dreq, q0, dack). dreq \wedge q0 \wedge dack))(\mathcal{R}_{\text{RECEIVER}}, s)$

12

## Symbolic model checking

- Represent sets of states with BDDs
- Represent Transition relation with a BDD
- If BDDs of  $P(\mathcal{R}, s)$ ,  $Q(\mathcal{R}, s)$  are known, then BDDs of
  - $\neg P(\mathcal{R}, s)$
  - $P(\mathcal{R}, s) \wedge Q(\mathcal{R}, s)$
  - $P(\mathcal{R}, s) \vee Q(\mathcal{R}, s)$
  - $P(\mathcal{R}, s) \Rightarrow Q(\mathcal{R}, s)$
 can be computed using standard BDD algorithms
- If BDDs of  $P(\mathcal{R}, s)$ ,  $Q(\mathcal{R}, s)$  are known, then BDDs of
  - $AXP(\mathcal{R}, s)$ ,  $EXP(\mathcal{R}, s)$ ,  $A[P \cup Q](\mathcal{R}, s)$ ,  $E[P \cup Q](\mathcal{R}, s)$
 computed using fairly straightforward algorithms (see textbooks)
- Model checking CTL generalises iteration for reachable states (AG)

13


## History of Model checking

- CTL model checking invented by Emerson, Clarke and Sifakis
- Use of BDDs to represent and compute sets of states is called *symbolic model checking*
- Independently discovered by several people:
  - Clarke & McMillan
  - Coudert, Berthet & Madre
  - Pixley
- SMV (McMillan) is a popular symbolic model checker
  - <http://www.cs.cmu.edu/~modelcheck/smv.html> (original)
  - <http://www.kemcmil.com/smv.html> (Cadence extension by McMillan)
  - <http://nusmv.irst.itc.it/> (new implementation)
- Other temporal logics
  - Linear temporal logic (LTL): easier to use, more complicated to check
  - CTL\*: combines CTL and LTL (also harder to check)
  - Industrial languages **PSL** and **SVA** designed to be 'engineer friendly'

14

## Expressibility of CTL

- Consider the property
  - “on every path there is a point after which  $p$  is always true on that path”
- Consider



- Property true, but cannot be expressed in CTL
  - would need something like  $AF P$
  - where  $P$  is something like “property  $p$  true from now on”
  - but in CTL  $P$  must start with a path quantifier  $A$  or  $E$
  - so cannot talk about current path, only about all or some paths
  - $AF AG(Atom\ p)$  is false (consider path  $s_0s_0s_0\dots$ )

15

## Linear Temporal Logic (LTL)

- CTL property is a predicate on a **state** in a tree:  $P(\mathcal{R}, s)$
- LTL property is a predicate on a **path**:  $P(\sigma)$
- Syntax of LTL well-formed formulae:
 

|                    |                  |
|--------------------|------------------|
| $wff ::= Atom(p)$  | (Atomic formula) |
| $\neg wff$         | (Negation)       |
| $wff_1 \vee wff_2$ | (Disjunction)    |
| $X wff$            | (successor)      |
| $F wff$            | (sometimes)      |
| $G wff$            | (always)         |
| $[wff_1 U wff_2]$  | (Until)          |
- **Note:** no path quantifiers  $A$  or  $E$

16

### Semantics of LTL (shallow embedding)


- Define  $\text{Tail } m \sigma = \lambda n. \sigma(n+m)$
- Define:
  - $\text{Atom}(p) = \lambda \sigma. p(\sigma(0))$
  - $\neg P = \lambda \sigma. \neg(P \sigma)$
  - $P \vee Q = \lambda \sigma. P \sigma \vee Q \sigma$
  - $\text{XP} = \lambda \sigma. P(\text{Tail } 1 \sigma)$
  - $\text{FP} = \lambda \sigma. \exists m. P(\text{Tail } m \sigma)$
  - $\text{GP} = \lambda \sigma. \forall m. P(\text{Tail } m \sigma)$
  - $[P \text{ U } Q] = \lambda \sigma. \exists i. Q(\text{Tail } i \sigma) \wedge \forall j. j < i \Rightarrow P(\text{Tail } j \sigma)$
- Example:
  - $\text{X}(\text{Atom}(p))(\sigma) = \text{Atom}(p)(\text{Tail } 1 \sigma) = p(\text{Tail } 1 \sigma(0)) = p(\sigma(0+1)) = p(\sigma(1))$

17

### FG

- **FGP** is true if there is a point after which  $P$  is always true
- $$\begin{aligned} \text{FGP}(\sigma) &= \mathbf{F}(\mathbf{G}(P))(\sigma) \\ &= \exists m_1. (\mathbf{G}(P))(\text{Tail } m_1 \sigma) \\ &= \exists m_1. \forall m_2. P(\text{Tail } m_2 (\text{Tail } m_1 \sigma)) \\ &= \exists m_1. \forall m_2. P(\text{Tail } (m_1+m_2) \sigma) \end{aligned}$$

- Recall:



- LTL can express things that CTL can't express

18

### CTL can express things that LTL can't express

- $\text{AG}(\text{EF } P)$  says:
  - “from every state it is possible to get to a state for which  $P$  holds”
- Can't say this in LTL (proof omitted)
- Consider disjunction:
  - “along every path there is a state from which  $P$  will hold forever
  - or
  - from every state it is possible to get to a state for which  $P$  holds”
- Can't say this in either CTL or LTL! (proof omitted)
- CTL\* combines CTL and LTL and can express this property

19

### CTL\*

- Two kinds of formulas: **state formulas** ( $swff$ ) & **path formulas** ( $pwff$ )
  - state formulas are true of a state  $s$  in a tree  $\mathcal{R} \dots \dots \dots \lambda(\mathcal{R}, s)$  like CTL
  - path formulas are true of a path  $\sigma$  through a tree  $\mathcal{R} \dots \dots \dots \lambda(\mathcal{R}, \sigma)$  like LTL

- Defined mutually recursively

|                                  |                                         |
|----------------------------------|-----------------------------------------|
| $swff ::= \text{Atom}(p)$        | (Atomic formula)                        |
| $\neg swff$                      | (Negation)                              |
| $swff_1 \vee swff_2$             | (Disjunction)                           |
| $\mathbf{A}pwff$                 | (All paths)                             |
| $\mathbf{E}pwff$                 | (Some paths)                            |
| <br>                             |                                         |
| $pwff ::= \text{PathForm}(swff)$ | (Every state formula is a path formula) |
| $\neg pwff$                      | (Negation)                              |
| $pwff_1 \vee pwff_2$             | (Disjunction)                           |
| $\mathbf{X}pwff$                 | (Successor)                             |
| $\mathbf{F}pwff$                 | (Sometimes)                             |
| $\mathbf{G}pwff$                 | (Always)                                |
| $[pwff_1 \text{ U } pwff_2]$     | (Until)                                 |

- CTL is CTL\* restricted with  $\mathbf{X}, \mathbf{F}, \mathbf{G}, [-\mathbf{U}-]$  preceded by  $\mathbf{A}$  or  $\mathbf{E}$
- LTL consists of CTL\* formulas of form  $\mathbf{A}pwff$ , where the only state formulas in  $pwff$  are atomic
- Selection of primitives above arbitrary:  $\vee, \neg, \mathbf{X}, \mathbf{U}, \mathbf{E}$  enough

20

## CTL\* semantics

- Combining state semantics of CTL with path semantics of LTL:

$$\begin{aligned}
 \text{Atom}(p) &= \lambda(\mathcal{R}, s). p(s) \\
 \neg S &= \lambda(\mathcal{R}, s). \neg(S(\mathcal{R}, s)) \\
 S_1 \vee S_2 &= \lambda(\mathcal{R}, s). S_1(\mathcal{R}, s) \vee S_2(\mathcal{R}, s) \\
 AP &= \lambda(\mathcal{R}, s). \forall \sigma. \text{Path}(\mathcal{R}, s)\sigma \Rightarrow P(\mathcal{R}, \sigma) \\
 EP &= \lambda(\mathcal{R}, s). \exists \sigma. \text{Path}(\mathcal{R}, s)\sigma \wedge P(\mathcal{R}, \sigma) \\
 \\ 
 \text{PathForm}(S) &= \lambda(\mathcal{R}, \sigma). S(\mathcal{R}, \sigma(0)) \\
 \neg P &= \lambda(\mathcal{R}, \sigma). \neg(P(\mathcal{R}, \sigma)) \\
 P_1 \vee P_2 &= \lambda(\mathcal{R}, \sigma). P_1(\mathcal{R}, \sigma) \vee P_2(\mathcal{R}, \sigma) \\
 XP &= \lambda(\mathcal{R}, \sigma). P(\mathcal{R}, \text{Tail } 1 \sigma) \\
 FP &= \lambda(\mathcal{R}, \sigma). \exists m. P(\mathcal{R}, \text{Tail } m \sigma) \\
 GP &= \lambda(\mathcal{R}, \sigma). \forall m. P(\mathcal{R}, \text{Tail } m \sigma) \\
 [P_1 \text{ U } P_2] &= \lambda(\mathcal{R}, \sigma). \exists i. P_2(\mathcal{R}, \text{Tail } i \sigma) \wedge \forall j. j < i \Rightarrow P_1(\mathcal{R}, \text{Tail } j \sigma)
 \end{aligned}$$

- Note semantics of state and path formulas have different types
  - $\lambda(\mathcal{R}, \mathbf{s})$  versus  $\lambda(\mathcal{R}, \boldsymbol{\sigma})$
- Semantics looks simpler if we assume  $\mathcal{R}$  fixed

21

## Simplified CTL\* semantics (textbook semantics)

- Let  $\text{Path } s \sigma$  abbreviate  $\text{Path}(\mathcal{R}, s)\sigma$ , then:

$$\begin{aligned}
 \text{Atom}(p) &= \lambda s. p(s) \\
 \neg S &= \lambda s. \neg(S s) \\
 S_1 \vee S_2 &= \lambda s. S_1 s \vee S_2 s \\
 AP &= \lambda s. \forall \sigma. \text{Path } s \sigma \Rightarrow P \sigma \\
 EP &= \lambda s. \exists \sigma. \text{Path } s \sigma \wedge P \sigma \\
 \\ 
 \text{PathForm}(S) &= \lambda \sigma. S(p(0)) \\
 \neg P &= \lambda \sigma. \neg(P \sigma) \\
 P_1 \vee P_2 &= \lambda \sigma. P_1 \sigma \vee P_2 \sigma \\
 XP &= \lambda \sigma. P(\text{Tail } 1 \sigma) \\
 FP &= \lambda \sigma. \exists m. P(\text{Tail } m \sigma) \\
 GP &= \lambda \sigma. \forall m. P(\text{Tail } m \sigma) \\
 [P_1 \text{ U } P_2] &= \lambda \sigma. \exists i. P_2(\text{Tail } i \sigma) \wedge \forall j. j < i \Rightarrow P_1(\text{Tail } j \sigma)
 \end{aligned}$$

22

## Fairness

- May want to assume a component or the environment is 'fair'
- Example 1: fair arbiter
  - the arbiter doesn't ignore one of its requests forever
    - not every request need be granted
    - want to exclude infinite number of requests and no grant
- Example 2: reliable channel
  - no message continuously transmitted but never received
    - not every message need be received
    - want to exclude an infinite number of sends and no receive
- Want if  $P$  holds infinitely often along a path then so does  $Q$
- In LTL is expressible as  $\text{G}(\text{F } P) \Rightarrow \text{G}(\text{F } Q)$
- Can't say this in CTL
  - why not – what's wrong with  $\text{AG}(\text{AF } P) \Rightarrow \text{AG}(\text{AF } Q)$ ?
  - in CTL\* expressible as  $\text{A}(\text{G}(\text{F } P) \Rightarrow \text{G}(\text{F } Q))$
  - fair CTL model checking is implemented in the model checking algorithm
  - fair LTL just needs a fairness assumption like  $\text{G}(\text{F } P) \Rightarrow \dots$
- Fairness is a tricky and subtle subject
  - several notions or fairness: 'weak fairness', 'strong fairness' etc
  - exist whole books on fairness

23

## Propositional modal $\mu$ -calculus

- Modal  $\mu$ -calculus is an even more powerful property language
- Has fixed-point operators
  - both maximal and minimal fixed points
  - model checking consists of calculating fixed points
  - many logics (e.g. CTL\*) can be translated into  $\mu$ -calculus
- Strictly stronger than CTL\*
  - expressibility in  $\mu$ -calculus strictly increases as allowed nesting increases
  - need fixed point operators nested 2 deep for CTL\*
- The  $\mu$ -calculus is **very** non-intuitive to use!
  - intermediate code rather than a practical property language
  - nice meta-theory and algorithms, but terrible usability!

24

## Interval Temporal Logic (ITL)

- ITL specifies properties of intervals
- An interval is a sequence of states with a beginning and an end
- Useful for talking about ‘transactions’
- ITL specifies properties of finite intervals not infinite traces
- Has an executable subset called *Tempura* suitable for simulation
- Developed by Ben Moszkowski at Stanford then here at Cambridge
- Moszkowski is now at De Montford University

25

## ITL (simplified and with expressions omitted)

- Syntax of ITL well-formed formulae:

$$\begin{array}{l|l}
 wff ::= \text{Atom}(p) & \text{(Atomic formula)} \\
 | \text{true} & \text{(Truth)} \\
 | \neg wff & \text{(Negation)} \\
 | wff_1 \vee wff_2 & \text{(Disjunction)} \\
 | \text{skip} & \text{(interval with exactly two states)} \\
 | wff_1 ; wff_2 & \text{(Chop)} \\
 | wff^* & \text{(Repeat)}
 \end{array}$$

- Semantics (properties are predicates on intervals):

$$\begin{array}{l}
 \text{Atom}(p) = \lambda \langle s_0 \dots s_n \rangle. p(s_0) \\
 \text{true} = \lambda \langle s_0 \dots s_n \rangle. T \\
 \neg P = \lambda \langle s_0 \dots s_n \rangle. \neg(P \langle s_0 \dots s_n \rangle) \\
 P \vee Q = \lambda \langle s_0 \dots s_n \rangle. P \langle s_0 \dots s_n \rangle \vee Q \langle s_0 \dots s_n \rangle \\
 \text{skip} = \lambda \langle s_0 \dots s_n \rangle. n = 1 \\
 P ; Q = \lambda \langle s_0 \dots s_n \rangle. \exists k. k \leq n \wedge P \langle s_0 \dots s_k \rangle \wedge Q \langle s_k \dots s_n \rangle \\
 P^* = \lambda \langle s_0 \dots s_n \rangle. \\
 \quad \exists w_1 \dots w_l. \langle s_0 \dots s_n \rangle = w_1 \dots w_l \wedge P w_1 \wedge \dots \wedge P w_l
 \end{array}$$

26

## Examples of ITL

| Abbreviation                | Meaning                                             |
|-----------------------------|-----------------------------------------------------|
| $P_1 ; P_2$                 | $P_1$ holds then $P_2$ holds (overlapping state)    |
| $P_1 ; \text{skip} ; P_2$   | $P_1$ holds then $P_2$ holds (no overlapping state) |
| $\text{skip} ; P$           | $P$ true on the next state                          |
| $\text{true} ; P$           | $P$ sometimes true                                  |
| $\neg \text{true} ; \neg P$ | $P$ always true                                     |

27

## Too many logics: CTL, LTL, CTL\*, ITL, ...

- Large variety of separate logics
- Can be viewed as idioms in higher order logic
- Can model complete hardware systems in higher order logic
- Can model programming languages and logics in higher order logic
- Why not dump ad hoc languages and just work in logic?
  - specialized logics support specialized specification and verification methods
  - compact assertions developed for specific applications

28

## Assertion-based verification (ABV)

- **Claimed that assertion based verification:**  
“*is likely to be the next revolution in hardware design verification*”
- **Basic idea:**
  - document designs with formal properties
  - check properties using both simulation (dynamic) and model checking (static)
- **Accellera organisation and IEEE are specifying languages**
- **Frequently used acronyms**
  - PSL: Property Specification Language
  - OVL: Open Verification Library (Verilog modules)
  - OVA: Open Vera Language
  - SVA: System Verilog Assertions
  - SVL: System Verilog assertion Library (SVA version of OVL)
- **Problem: too many languages**
  - PSL from [Accellera Formal Verification Technical Committee](#)
  - OVA/SVA from [Accellera SystemVerilog Assertion Committee](#)
  - OVL from [Accellera Open Verification Library Technical Committee](#)
  - all Accellera committees + some new IEEE committees!
- **PSL and OVA/SVA have been ‘aligned’**
- **OVL is a checker library for dynamic property verification**
  - currently VHDL, Verilog and PSL versions
  - eventually PSL version golden and others derived ..... maybe

## IBM's *Sugar* and Accellera's PSL

- *Sugar 1* is the property language of IBM's RuleBase model checker
- *Sugar 1* is CTL plus *Sugar Extended Regular Expressions* (SEREs)
- SEREs are ITL-like constructs
- *Accellera* ran a competition to select a ‘standard’ property language
- **Finalists were IBM's *Sugar 2* and Motorola's *CBV***
  - Intel/Synopsys ForSpec eliminated earlier (apparently industry politics involved)
- *Sugar 2* is based on LTL rather than CTL
  - has CTL constructs called “Optional Branching Extension” (OBE)
  - has clocking constructs for temporal abstraction
- **Accellera purged “Sugar” from its property language**
  - the word “Sugar” was too associated with IBM
  - language renamed to PSL
  - SEREs now *Sequential Extended Regular Expressions*
- **People lobby to make PSL more like ForSpec (align with SVA)**

## PSL notation

| Previous notation         | PSL ASCII notation                                         |
|---------------------------|------------------------------------------------------------|
| $P \wedge Q$              | $P \& Q$                                                   |
| $P \Rightarrow Q$         | $P \rightarrow Q$                                          |
| $\neg P$                  | $!P$ (exclamation mark is negation)                        |
| $XP$                      | $\text{next } P$                                           |
| $FP$                      | $\text{eventually! } P$ (exclamation mark is not negation) |
| $GP$                      | $\text{always } P$                                         |
| $[P \text{ U } Q]$        | $P \text{ until! } Q$                                      |
| $[P \text{ W } Q]$        | $P \text{ until } Q$                                       |
| $\text{skip}$             | $\text{true}$                                              |
| $R^*$                     | $R[*]$                                                     |
| $R_1 ; R_2$               | $R_1 : R_2$                                                |
| $R_1 ; \text{skip} ; R_2$ | $R_1 ; R_2$                                                |

1

## Sequential Extended Regular Expressions (SEREs)

- Similar to ITL – but weaker
- On earlier slide:  $R[*], R_1:R_2, R_1;R_2$
- Other SERE operators include
  - $R_1 \mid R_2$  either  $R_1$  or  $R_2$  holds
  - $R_1 \&\& R_2$  both  $R_1$  and  $R_2$  hold for same number of cycles
  - $R_1 \& R_2$  both  $R_1$  and  $R_2$  hold, but one may finish before the other
- Actually  $\&$  is not primitive (braces  $\{ \}$  and  $\}$  used for grouping)
  - $\{r_1\} \& \{r_2\} = \{\{r_1\} \&\& \{r_2; \text{true}[*]\}\} \mid \{\{r_1; \text{true}[*]\} ** \{r_2\}\}$
- SEREs can be used to improve readability of formulas, compare:
  - $\text{always} (\text{reqin} \rightarrow \text{next}(\text{ackout} \rightarrow \text{next}(!\text{abortin} \rightarrow (\text{ackin} \& \text{next} \text{ackin}))))$
  - with
  - $\text{always} \{\text{reqin}; \text{ackout}; !\text{abortin}\} \mid \rightarrow \{\text{ackin}; \text{ackin}\}$
  - where PSL formulas  $r_1 \mid \rightarrow r_2$  defined later

2

## SEREs in HOL

- Syntax :
  - $r ::= \text{Atom}(p)$  (Atomic formula)
  - $\mid r_1 \mid r_2$  (Disjunction)
  - $\mid r_1 ; r_2$  (Concatenation)
  - $\mid r_1 : r_2$  (Fusion: ITL's chop)
  - $\mid r_1 \&\& r_2$  (Length matching conjunction)
  - $\mid r[*]$  (Repeat)
- Semantics:
  - ( $s$  ranges over states;  $w$  ranges over finite lists of states;
  - “head” denotes head of a list; infix “.” denotes concatenation)
  - $\text{Atom}(p) = \lambda w. p(\text{head } w)$
  - $r_1 \mid r_2 = \lambda w. r_1 w \vee r_2 w$
  - $r_1 ; r_2 = \lambda w. \exists w_1 w_2. w = w_1.w_2 \wedge r_1 w_1 \wedge r_2 w_2$
  - $r_1 : r_2 = \lambda w. \exists w_1 s w_2. w = w_1.s.w_2 \wedge r_1(w_1.s) \wedge r_2(s.w_2)$
  - $r_1 \&\& r_2 = \lambda w. r_1 w \wedge r_2 w$
  - $r[*] = \lambda w. w = \langle \rangle \vee \exists w_1 \dots w_l. w = w_1 \dots w_l \wedge r w_1 \wedge \dots \wedge r w_l$

3

## PSL Foundation Language (FL)

- Syntax:
  - $f ::= \text{Atom}(p)$  (Atomic formula)
  - $\mid \neg f$  (Negation)
  - $\mid f_1 \vee f_2$  (Disjunction)
  - $\mid \text{next } f$  (successor)
  - $\mid \{r\}(f)$  (Suffix implication)
  - $\mid \{r_1\} \mid \rightarrow \{r_2\}$  (Suffix next implication)
  - $\mid [f_1 \text{ until } f_2]$  (Until)
- Semantics (simplified – no clocking, weak/strong distinction omitted):
  - $\text{Atom}(p) = \lambda \sigma. p(\sigma(0))$
  - $\neg f = \lambda \sigma. \neg(f \sigma)$
  - $f_1 \vee f_2 = \lambda \sigma. f_1 \sigma \vee f_2 \sigma$
  - $\text{next } f = \lambda \sigma. f(\text{Tail } 1(\sigma))$
  - $\{r\}(f) = \lambda \sigma. \exists w \sigma'. \sigma = w.\sigma' \wedge r w \wedge f \sigma'$
  - $\{r_1\} \mid \rightarrow \{r_2\} = \lambda \sigma. \exists w_1 \sigma'. \sigma = w_1.\sigma' \wedge r_1 w_1 \Rightarrow \exists w_2 \sigma''. \sigma' = w_2.\sigma'' \wedge r_2 w_2$
  - $[f_1 \text{ until } f_2] = \lambda \sigma. \exists i. f_2(\text{Tail } i \sigma) \wedge \forall j. j < i \Rightarrow f_1(\text{Tail } j \sigma)$
- There is also an Optional Branching Extension (OBE)
  - completely standard CTL: EX, E[-U-], EG etc.

4

## Combining SEREs with LTL formulas

- Formula  $\{r\}f$  means LTL formula  $f$  true after SERE  $r$
- Example

After a sequence in which `req` is asserted, followed four cycles later by an assertion of `grant`, followed by a cycle in which `abortin` is not asserted, we expect to see an assertion of `ack` some time in the future.

- Can represent by

```
always {req;[*3];grant;!abortin}(eventually! ack)
```

- where eventually! is LTL future operator F, so:

```
eventually! f = [T U f] = [true until! f]
```

- N.B. suffix “!” denotes “strong”

- strong/weak distinction not covered here – important for dynamic checking
- gives semantics when simulator halts before an expected event occurs

5

## SERE examples

- How can we modify

```
always {reqin;ackout;!abortin} |-> {ackin;ackin}
so that the two cycles of ackin start the cycle after !abortin?
```

- Two ways of doing this

```
always {reqin;ackout;!abortin} |-> {true;ackin;ackin}
```

```
always {reqin;ackout;!abortin} |=> {ackin;ackin}
```

- $|=>$  is a defined operator

```
{r1} |=> {r2} = {r1} |-> {true;r2}
```

- Note: true and T are synonyms

6

## Examples of defined notations: consecutive repetition

- Define

```
r[+] = {r;r[*]}
r[*i] = [
 false[*] if i=0
 {r;r;...;r} otherwise (i repetitions of r)
]
r[*i..j] = {r[*i]} | {r[*i+1]} | ... | {r[*j]}
[+] = true[+]
[*] = true[*]
```

- Example

Whenever we have a sequence of `req` followed by `ack`, we should see a full transaction starting the following cycle. A full transaction starts with an assertion of the signal `start_trans`, followed by *one to eight consecutive data transfers*, followed by the assertion of signal `end_trans`. A data transfer is indicated by the assertion of signal `data`

```
always {req;ack} |=> {start_trans;data[*1..8];end_trans}
```

7

## Fixed number of non-consecutive repetitions

- Example

Whenever we have a sequence of `req` followed by `ack`, we should see a full transaction starting the following cycle. A full transaction starts with an assertion of the signal `start_trans`, followed by *eight not necessarily consecutive data transfers*, followed by the assertion of signal `end_trans`. A data transfer is indicated by the assertion of signal `data`

- Can represent by

```
always {req;ack} |=>
{start_trans;{!data[*];data[*8];data[*];end_trans}
```

- Define

```
b[= i] = {!b[*];b[*i];!b[*]
```

- Then have a nicer representation

```
always {req;ack} |=> {start_trans;data[= 8];end_trans}
```

8



## Variable number of non-consecutive repetitions

- **Example**

Whenever we have a sequence of req followed by ack, we should see a full transaction starting the following cycle. A full transaction starts with an assertion of the signal start\_trans, followed by one to eight not necessarily consecutive data transfers, followed by the assertion of signal end\_trans. A data transfer is indicated by the assertion of signal data

- **Define**

$$b[= i..j] = \{b[= i]\} \mid \{b[= (i+1)]\} \mid \dots \mid \{b[= j]\}$$

- **Then**

```
always{req;ack} |> {start_trans;data[= 1..8];end_trans}
```

- These examples are meant to illustrate how PSL/Sugar is much more readable than raw CTL or LTL

9

## Clocking

- **Basic idea:**  $b@clk$  abstracts  $b$  on rising edges of  $clk$
- Can clock SEREs ( $r@clk$ ) and formulas ( $f@clk$ )
- Can have several clocks
- Official semantics messy due to clocking
- Can 'translate away' clocks by pushing @clk inwards
  - rules given in PSL manual
  - roughly:  $b@clk \rightarrow \{!clk[*];clk \& b\}$
- Same idea as temporal abstraction:  $b$  at  $clk$

10

## Model checking PSL

- SEREs checked by generating a finite automaton
  - recall: regular expressions can be recognised by finite automata
  - these automata are called "satellites"
- FL checked using standard LTL methods
- OBE checked by standard CTL methods
- Can also check formula for runs of a simulator
  - this is **dynamic verification**
  - semantics handles possibility of finite paths – messy!

11

## PSL layer structure

- **Boolean layer** has atomic predicates
- **Temporal layer** has LTL (FL) and CTL (OBE) properties
- **Verification layer** has commands for how to use properties
  - e.g. assert, assume

```
assert always (!en1 & en2)
| | |
| | |--- Boolean layer
| | |
| |----- temporal layer
|----- verification layer
```

- **Modelling layer** has HDL constructs for specifying inputs and auxiliary hardware

12

## PSL/Sugar summary

- Combines together LTL, ITL and CTL
- Regular expressions – SEREs
- LTL – Foundation Language formulas
- CTL – Optional Branching Extension
- Relatively simple set of primitives + definitional extension
- Boolean, temporal, verification, modelling layers
- Semantics for static and dynamic verification (needs strong/weak distinction)

13


## New Topic: Simulation or Event semantics

- HDLs use *discrete event simulation*
  - changes to variables  $\Rightarrow$  threads enabled
  - enabled threads executed non-deterministically
  - execution of threads  $\Rightarrow$  more events
- **Combinational thread:**  
 $\text{always } @(v_1 \text{ or } \dots \text{ or } v_n) v := E$ 
  - enabled by any change to  $v_1, \dots, v_n$
- **Positive edge triggered sequential threads:**  
 $\text{always } @(\text{posedge } clk) v := E$ 
  - enabled by  $clk$  changing to T
- **Negative edge triggered sequential threads:**  
 $\text{always } @(\text{negedge } clk) v := E$ 
  - enabled by  $clk$  changing to F

14

## Simulation

- Given
  - a set of threads
  - initial values for variables read or written by threads
  - a sequence of input values (inputs are variables not in LHS of assignments)
- *simulation algorithm*  $\Rightarrow$  a sequence of states



- Simulation is non-deterministic

15

## Combinational threads in series



- HDL-like specification:
 

```

always @(in) l1 := f(in) thread T1
always @(l1) l2 := g(l1) thread T2
always @(l2) out := h(l2) thread T3

```
- Suppose  $in$  **changes** to  $v$  at simulation time  $t$ 
  - T1 will become enabled and assign  $f(v)$  to  $l_1$
  - **if**  $l_1$ 's value changes then T2 will become enabled (still simulation time  $t$ )
  - T2 will assign  $g(f(v))$  to  $l_2$
  - **if**  $l_2$ 's value changes then T will become enabled (still simulation time  $t$ )
  - T3 will assign  $h(g(f(v)))$  to  $out$
  - simulation completes (still simulation time  $t$ )
- Steps at same simulation time happen in  $\delta$ -time (VHDL jargon)

16


## Semantic gap

- Designers use HDLs and verify via simulation
    - event semantics
  - Formal verifiers use logic and verify via proof
    - trace semantics
  - **Problem:** show consistency between semantics
  - Goal:
    - **traces = sequences of quiescent simulation states**
  - Outline (see Section 4.4 of Notes for details):
    - first analyse sets of combinational threads
    - identify conditions for “non-looping”
    - simulation terminates  $\Rightarrow$  trace semantics
    - simulation always terminates “quiesces”
    - extend to sequential threads
- (partial correctness)  
(total correctness)

17

## Trace defined by a simulation run


- Simulation defines a tree of states



- Inputs read at start of cycle
- State computed at end of cycle
- Traces = sequences of end-of-cycle states (example shown in red)
- Branching time

18


## Sequential threads – event semantics



- Consider two Dtypes in series:
  - always @(posedge clk) l := in
  - always @(posedge clk) out := l
- If posedge clk:
  - both threads become enabled
  - race condition
- Right thread executed first:
  - out gets previous value of l
  - then left thread executed
  - so l gets value input at in
- Left thread executed first:
  - l gets input value at in
  - then right thread executed
  - so out gets input value at in

19

## Sequential threads – trace semantics




- Trace semantics:
  - $(\forall t. l(t+1) = (\text{Rise } clk \ t \rightarrow in \ t \mid l \ t)) \wedge$
  - $(\forall t. out(t+1) = (\text{Rise } clk \ t \rightarrow l \ t \mid out \ t))$
- Corresponds to right thread executed first
- How to ensure event and trace semantics agree?
- **Method 1:** use non-blocking assignments:
  - always @(posedge clk) l <= in;
  - always @(posedge clk) out <= l;
  - non-blocking assignments (<=) in Verilog
  - RHS of all non-blocking assignments first computed
  - assignments done at end of simulation cycle
- **Method 2:** make simulation cycle VHDL-like


20

## Verilog versus VHDL simulation cycles

- Verilog-like simulation cycle:




- VHDL-like simulation cycle:



21

## VHDL event semantics



- Recall HDL:
 

```
always @(posedge clk) l := in
always @(posedge clk) out := l
```
- If posedge *clk*:
  - both threads become enabled
- VHDL semantics:
  - both threads executed in parallel
  - *out* gets previous value of *l*
  - in parallel *l* gets value input at *in*
- Now no race
- Event semantics matches trace semantics

22

## Summary of dynamic versus static semantics

- Simulation (event) semantics different from trace semantics
- No standard event semantics (Verilog versus VHDL)
- Verilog: need non-blocking assignments
- VHDL semantics closer trace semantics

23

## Summary of Specification I and II

- Software specification and verification
  - Hoare logic: partial and total correctness
  - proof by invariants and variants
  - mechanisation via VCs (WP or SP)
  - only nice for simple languages
  - can apply Hoare logic to behavioral view of hardware
- Higher order logic (HOL)
  - unifying general logic
  - supports Hoare logic via embedding
  - supports temporal logics via embedding
  - can directly represent hardware behavior and structure ( $\exists, \wedge$ )
  - hardware verification as pure logic proof
  - relating models: event vs trace vs RTL vs cycles
- Hardware specification and verification
  - automatic FV uses state machine models, fit nicely into HOL
  - reachable states calculated by iteration (fixed point)
  - symbolic representations: BDDs
  - model checking of properties (CTL, LTL, ITL, PSL)
  - event simulation used in industry

**THE END - HAVE A GOOD VACATION!**

24