Topic of course is the Specification and Verification of Hardware.

Assumes familiarity with Specification and Verification I (which concerns software, particularly using Hoare logic).

The two courses are really a single course.

The notes contain general and background material for the course. Some of the material in them may not be covered in the lectures. Some details and examples are only presented in the lectures.

The examinable material is what is actually covered in the lectures.

---

Starting today

- **Hardware oriented Hoare logic examples**
  - apply Specification and Verification I ideas to hardware
- **Modelling data**
  - words as numbers or as bit arrays
- **Programs as hardware**
  - synthesis to state machines
- **Compare program behaviour with hardware behaviour**
  - intermediate states visible
- **Motivate temporal logic**
  - need to specify more than relationship between input and final result

---

Hoare Logic, Higher Order Logic and Temporal Logic

- Hoare logic can be used to verify programs in HDLs
- Hoare logic can be embedded in higher order logic
  - see last part of Specification and Verification I
- Higher order logic will be used to represent hardware structures
- Temporal logic (see later):
  - is used to specify properties
  - can be embedded in higher order logic
- Hoare Logic is for data reasoning, temporal logic for time (control)
- Need to choose appropriate logic – all live inside higher order logic
- Goal: software and hardware modelled in same language
  - programming languages get hardware features: ................. SystemC
  - hardware description languages get programming features: ... SystemVerilog

---

Hardware Oriented Programs

- Hoare logic can be used to verify hardware algorithms
  - can reason about programs to develop hardware
  - not yet 'Industry Standard' practice
  - interesting research direction: applications to hardware/software co-design?
- Hoare logic ideas appear in some industrial methods
  - Intel’s Symbolic Trajectory Evaluation (STE)
    - [stimulus] <hardware model> (response)
  - Assertion Based Verification (ABV) for hardware
    - annotates HDL source with assertions
We will multiply natural numbers \( x \) and \( y \).

- Initially natural numbers will represent words.
  - leads to messy details
  - later a type of words is introduced
- We will multiply natural numbers \( a \) and \( b \)
  - assume they can be represented with \( n \) bits
- Write \( ab \) to abbreviate \( a \times b \)

\( a \), is \( i \)-th bit of the binary representation of \( a \) (\( a_0 \) being the least significant bit)

\[
a = 2^{i-1}a_{i-1} + 2^{i-2}a_{i-2} + \cdots + 2^0a_0
\]

hence

\[
ab = (2^{i-1}a_{i-1} + 2^{i-2}a_{i-2} + \cdots + 2^0a_0)b
\]

\[
= 2^i\cdot a_i\cdot b + 2^{i-2}a_{i-2}b + \cdots + 2^0a_0b
\]

\[
= a_{i-1}2^{i-1}b + a_{i-2}2^{i-2}b + \cdots + a_02^0b
\]

### Extracting bits and subwords

- Let \( A[n] \) denote the \( n \)-th bit of the binary representation of \( A \)
  - \( A[n] \) is a number 1 or 0
  - \( A[0] \) is the least significant bit
- Thus:

\[
A[n] = (A \div 2^n) \mod 2
\]

- Define \( A[m : n] \) to be the **numerical value** of the word comprising
  - bits \( m \) up to \( n \) of \( A \):

\[
\begin{align*}
2^{m-1}A[m] &+ 2^{m-2}A[m-1] + \cdots + 2^nA[n] \quad \text{if} \; m > n \\
A[n] &\quad \text{if} \; m = n \\
0 &\quad \text{if} \; m < n
\end{align*}
\]

- Later we’ll represent words as bit-strings instead of as numbers

### Binary multiplication algorithm

- Multiplying by 2 corresponds to:
  - shifting one place to the left
  - adding a 0 as the least significant bit
- Denote this operation by \( \overline{b} \rightarrow b \cdot 0 \) then:
  - \( 2^1 = \overline{0} = 0 \)
  - \( 2^2 = \overline{00} = 00 \)
  - \( 2^3 = \overline{000} = 000 \)
- Recall: \( ab = a_{n-1}2^{n-1}b + a_{n-2}2^{n-2}b + \cdots + a_02^0b \)
- Thus product of \( a \) and \( b \) is given by the sum:

\[
\begin{align*}
&\bar{a} \\
&+ \bar{b} = 0 \\
&+ a_0 \cdot 0 = 0 \bar{a} \bar{b} \\
&+ a_0 \cdot 00 = 000 \bar{a} \bar{b} \\
&+ a_0 \cdot 000 = 0000 \bar{a} \bar{b} \\
&+ a_0 \cdot 0000 = 00000 \bar{a} \bar{b} \\
&+ \cdots
\end{align*}
\]

- the \( i \)-th row is either all zeros (if \( a_i \) is 0)
- or \( b \) shifted \( i \) places to the left (if \( a_i \) is 1)
- \( a_i \cdot b \) need \( n \)-bits ⇒ product needs \( 2n \) bits

### Hoare logic verification of a multiplier

- **Add-shift multiplication program**:

\[
\begin{align*}
I := 0 &; \; \text{PROD} := 0; \\
\text{WHILE} \; I < N &\; \text{DO} \\
\text{BEGIN} \; \text{PROD} := \text{PROD} + A[I] \times (2^I \times B); \\
I := I + 1; &\; \text{END}
\end{align*}
\]

- **Annotated Hoare specification**:

\[
\begin{align*}
\{A = a \land B = b \land a < 2^n \land b < 2^m \land N > 0\} &; \; \text{PROD} := 0; \\
\text{WHILE} \; I < N &\; \text{DO} \{1 \leq N \land 2^I A[N-1 : I] B + \text{PROD} = ab\} \\
\text{BEGIN} \; \text{PROD} := \text{PROD} + A[I] \times (2^I \times B); \\
I := I + 1; &\; \text{END} \\
\text{END} \{\text{PROD} = a \times b\}
\end{align*}
\]

- Routine (not trivial) to verify using Hoare Logic
  - reasoning about div and mod is horrible
Using \texttt{FOR}-commands instead of \texttt{WHILE}

\begin{align*}
&\{A = a \land B = b \land a < 2^N \land b < 2^N \land N > 0\} \\
&\textproc{PROD} := 0; \\
&\textbf{FOR } I := 0 \textbf{ UNTIL } N-1 \textbf{ DO} \\
&\hspace{1em} \textproc{PROD} := \textproc{PROD} + A[I] \times B; \\
&\hspace{1em} B := 2 \times B; \\
&\textbf{END} \\
&\{\textproc{PROD} = a \times b\}
\end{align*}

- Program corresponds directly to hardware (i.e. more like HDL)
  - three registers \(A\), \(B\) and \(\textproc{PROD}\)
  - initially \(\textproc{PROD}\) is set to 0
  - \(A\) and \(B\) contain numbers to be multiplied

- \(I\)-th step of the multiplication:
  - adding \(A[I] \times B\) to \(\textproc{PROD}\)
  - then shifting \(B\) one bit to the left (i.e. multiplying it by 2)

---

Textbook multiplier

- Simple textbook add-shift multiplier:

- Optimised version of naive algorithm
  - Can apply Hoare logic methods to verify correctness
    - see notes for (horrible) details of Hoare-style proof

---

Words as bit-strings (see notes for full details)

- Distinguish words from numbers – different type
  - Advantages: corresponds more to intuition – words have a size
  - Disadvantages: can’t use off-the-shelf theory of arithmetic

- Size of a word is denoted by \(|w|\)
- \(n\th\) bit of \(w\) denoted by \(w[n]\)

- \(w[m : n]\) denotes bits \(m\) to \(n\) of \(w\)

- The word corresponding to a bit \(b\) is \(Bw(b)\)

- \(Bw(b)\) is the number represented by bit \(b\)

- \(V(w)\) is the natural number represented by word \(w\)

- \(\wedge\) maps number \(m\) to the \(n\)-bit word representing it

- Concatenation of \(w_1\) with \(w_2\) denoted by \(w_1 \cdot w_2\)

- \(w[n : n-\|w\|]\) denotes a word such that \(w[n] = b\) and is identical to \(w\) at all other bit positions (pad \(w\) with 0's at left if \(n \geq \|w\|\))

- The addition \(w_1 \oplus w_2\) of \(w_1\) and \(w_2\) is defined by:

- \(w_1 \oplus w_2 = \max(\|w_1\|, \|w_2\|) + 1 \times (\wedge(w_1) \oplus \wedge(w_2))\)

- \(b \cdot w\) equals \(w\) if \(b = T\) and equals \(|w|\ 0\) if \(b = F\)

---

Words vs bits

- \(w[n : n]\) is the 1-bit word consisting of \(w[n]\)

- \(w[n] : \text{bool}\)

- \(w[n : n] : \text{word}\)

- Bits and 1-bit words are different types

- The word corresponding to a bit \(b\) is \(Bw(b)\)

- Thus: \(Bw(b)[0] = b\)
Representing Numbers

- **Natural number**: $b_0 \cdots b_n$ represents $2^n b_n + 2^{n-1} b_{n-1} + \cdots + 2b_1 + b_0$

- **Integer**: $b_0 \cdots b_n$ represents $-2^{n+1} b_n + 2^n b_{n-1} + \cdots + 2b_1 + b_0$
  - this is the two's complement representation

- $V(w)$ is the natural number represented by a $w$
  \[ V(b_0 \cdots b_n) = 2^n b_n + 2^{n-1} b_{n-1} + \cdots + 2b_1 + b_0 \]

- Words can represent other values
  - e.g. floating point numbers, opcodes

- $Bv(b)$ is the number represented by $b$
  \[ Bv(T) = 1 \quad \text{and} \quad Bv(F) = 0 \]

Arithmetic on bits and words

- The sum of bits $a$ and $b$ and a carry-in bit $c$
  - is computed by $a \oplus b \oplus c$ (where $\oplus$ is 'exclusive or')
  - and the carry-out by $(a \land b) \lor (c \land (a \lor b))$

- This is verified by:
  \[
  Bv(a \oplus b \oplus c) = (Bv(a) + Bv(b) + Bv(c)) \mod 2 \\
  Bv((a \land b) \lor (c \land (a \lor b))) = (Bv(a) + Bv(b) + Bv(c)) \div 2
  \]

Verification by enumeration

- **Sum**:

<table>
<thead>
<tr>
<th>$a$</th>
<th>$b$</th>
<th>$c$</th>
<th>$Bv(a \oplus b \oplus c)$</th>
<th>$Bv(a) + Bv(b) + Bv(c)$</th>
<th>$\mod 2$</th>
<th>$\div 2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

- **Carry**:

<table>
<thead>
<tr>
<th>$a$</th>
<th>$b$</th>
<th>$c$</th>
<th>$Bv(a \land b) \lor (c \land (a \lor b))$</th>
<th>$Bv(a) + Bv(b) + Bv(c)$</th>
<th>$\mod 2$</th>
<th>$\div 2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Verification of a ripple-carry adder of any size

- Let $I$ be:
  \[ 2^2 Bv(CARRY) + V(SUM[I-1:0]) = V(A[I-1:0]) + V(B[I-1:0]) \land A = w_1 \land B = w_2 \]

- Consider the following annotated specification:
  \[
  \{ A = w_1 \land B = w_2 \land SUM = W \land 0 \land CARRY = F \land |w_1| \leq N \land |w_2| \leq N \land W > 4 \}
  \]
  FOR I := 0 UNTIL N-1 DO {F}
  BEGIN
  SUM[I] := A[I] \oplus B[I] \oplus CARRY;
  CARRY := (A[I] \land B[I]) \lor (CARRY \land (A[I] \oplus B[I]));
  END

- $4, B$ are 8-bit words, SUM, CARRY are truthvalues, 1 is an integer

- Proof horrible (omitted)
Word multiplication program

- Simple add-shift multiplication
- Annotated correctness specification:
  \[
  V(A) = a \land V(B) = b \land \text{PROD} = W(2N) \land \\
  |A| \leq N \land |B| \leq N \land N > 0
  \]

  FOR I := 0 UNTIL N-1 DO
  \[
  (2^I V(A[N-1:I])) b + V(\text{PROD}) = ab \land \\
  V(B) = 2^I b
  \]

  BEGIN
  PROD := PROD \uplus A[I] \cdot B;
  B := B \uparrow 0
  END

  \[
  V(\text{PROD}) = ab
  \]

  Can generate VCs and prove them (horrible – omitted)

Topic shift: From programs to hardware (i.e. synthesis)

- Consider a ripple-carry adder
  \[
  \text{FOR I := 0 UNTIL N-1 DO}
  \]
  \[
  \text{BEGIN}
  \]
  \[
  \text{SUM}[I] := A[I] \oplus B[I] \oplus \text{CARRY};
  \text{CARRY} := (A[I] \land B[I]) \lor (\text{CARRY} \land (A[I] \oplus B[I]));
  \text{END}
  \]

- If a particular value of \( N \) is fixed, then the program can be unrolled
  into the normal circuit for an adder.

- For example take \( N = 3 \) to get:
  \[
  \text{FOR I := 0 UNTIL 2 DO}
  \]
  \[
  \text{BEGIN}
  \]
  \[
  \text{SUM}[I] := A[I] \oplus B[I] \oplus \text{CARRY};
  \text{CARRY} := (A[I] \land B[I]) \lor (\text{CARRY} \land (A[I] \oplus B[I]));
  \text{END}
  \]

N=3 adder

- 3-bit adder:
  \[
  \text{FOR I := 0 UNTIL 2 DO}
  \]
  \[
  \text{BEGIN}
  \]
  \[
  \text{SUM}[0] := A[0] \oplus B[0];
  \text{END}
  \]

Combinational logic

- Derived program is combinational logic:
  \[
  \text{SUM}[0] := A[0] \oplus B[0];
  \]

- These are independent assignments

  - boolean expressions for computing the values of \( \text{SUM} \) and \( \text{CARRY} \)

- This process yields logic for adders of arbitrary (fixed) bit-widths

- Hoare Logic verifies any adder generated this way
What about non-combinational logic?

- Unrolling commands to combinational logic is sensible for the adder.
- Less so for multipliers:
  - straightforward to unroll a multiplier into combinational logic,
  - but resulting Boolean expressions will be huge,
  - evaluating in one clock cycle likely to make the cycle time too slow.
- Usually multipliers are sequential machines:
  - compute the product over a number of cycles,
  - might do the add and shift in a single cycle which would take 8 cycles,
  - might do add and shift on separate cycles, taking 2N shorter cycles.
- Decision of whether to implement a particular function as combinational or sequential logic, and if sequential, how much to do each cycle, is a decision which depends on engineering issues.

Specifying cycles

- Abstract view of multiplier:
  - computes a single multiplier change
  - from initial values of the registers
  - to final values
- Adequate for functional correctness
  - i.e., it does multiplication
- Less abstract views needed for timing analysis.

HDLs and events

- HDLs allow operations to be scheduled to clock cycles.
- Statements can be prefixed by @:
  - the symbol @ introduces an event control.
- Multiplier that takes 8 cycles:
  ```verilog
  FOR I := 0 UNTIL N-1 DO
  @R := (R[0] & B) ⊕ R[2N-1:N]) R[1:N-1]
  ```
- Multiplier that takes 2N cycles:
  ```verilog
  FOR I := 0 UNTIL N-1 DO
  BEGIN
  @SUM := R[0] & R[2N-1:N];
  @R := SUM R[1:N-1];
  END
  ```
- In Verilog, event controls can be more detailed:
  - @posedge clk or @negedge clk.

Need more than Hoare Logic

- Programs with added event controls can still be reasoned about using Floyd Hoare logic:
  - relation between initial and final state unchanged
  - @'s just determine intermediate states at clock ticks.
- Consider this silly program:
  ```verilog
  FOR I := 0 UNTIL N-1 DO
  BEGIN
  @SUM := R[0] & R[2N-1:N];
  @R := SUM R[1:N-1];
  END
  ```
- Same initial-final relation, but @ oscillates.
- Hoare specifications only deal with initial-final relation, not intermediate states.
- Temporal logic enables properties of intermediate states to be specified:
  - e.g., @ stable (false for silly program above).
Division program from Specification and Verification I

- Division program:
  \[
  \begin{align*}
  R &:= X; \\
  Q &:= 0; \\
  \text{WHILE } Y \leq R \text{ DO} \quad \begin{align*}
  R &:= R - Y; \\
  Q &:= Q + 1
  \end{align*}
  \end{align*}
  \]

- Implemented as a machine
  - registers \( X, Y, Q \) and \( R \)
  - a subtracter and incrementer
  - on each cycle: subtract \( Y \) from \( R \); add 1 to \( Q \)

Specification and Verification I:
- program executes once and stops (maybe)

Specification and Verification II:
- program executes continuously
- body of loop executed as combinational logic

Our toy language becomes an HDL

- To emphasize the continuously-running nature of hardware, recast division program as (where \text{FOREVER} is \text{WHILE T DO}):
  \[
  \begin{align*}
  &\text{FOREVER} \quad \text{IF Load}=1 \quad \text{THEN} \quad X:=\text{In1}; \quad Y:=\text{In2}; \quad \text{DONE}=0; \quad R:=X; \quad Q:=0 \\
  &\quad \text{ELSE IF } Y\leq R \quad \text{THEN} \quad R:=R-Y; \quad Q:=Q+1 \quad \text{ELSE } \text{DONE}=1
  \end{align*}
  \]
  - \text{In1}, \text{In2} and \text{Load} are inputs
  - whose value is determined by the environment (e.g. the user)
  - \( X, Y, Q, R \) and \( \text{DONE} \) are registers
  - whose value is set by the program

- Environment sets the input \text{Load} to 1 to initialise registers

- To perform a division:
  - \text{Load} is set to 0
  - and held at this value until \text{DONE}=1
  - so the environment must ensure that \text{DONE}=0 \Rightarrow \text{Load}=0

Programs as temporal statements

- Would like a generalised Hoare Logic specification:
  \[
  \begin{align*}
  \{ & \text{If environment ensures always that: } \text{DONE}=0 \Rightarrow \text{Load}=0 \text{ and if Load is set to 1 when: } \text{In1}=x \land \text{In2}=y \} \\
  & \text{FOREVER} \quad \text{IF Load}=1 \quad \text{THEN} \quad X:=\text{In1}; \quad Y:=\text{In2}; \quad \text{DONE}=0; \quad R:=X; \quad Q:=0 \\
  &\quad \text{ELSE IF } Y\leq R \quad \text{THEN} \quad R:=R-Y; \quad Q:=Q+1 \quad \text{ELSE } \text{DONE}=1
  \end{align*}
  \]
  - \( X \) and \( Y \) will be stored into \( X \) and \( Y \)
  - and on the next cycle \text{DONE} will be set to 0
  - and sometime later \text{DONE} will be be set to 1
  - and \( X \) and \( Y \) won't change until \text{DONE} is set to 1
  - and when \text{DONE} goes to 1 we have: \( x = R + y\times Q \)

- Stuff in red needs \text{Temporal Logic}
Brief history of temporal logic

- 1950s: philosophers invent temporal logic (A.N. Prior of Oxford)
- 1970s: Burstall, Pnueli, Lamport use temporal logic for programs
- 1980s: Emerson, Clarke and other introduce model checking
- 1980s: hardware verification examples studied
- 1990s: model checking catches on: Intel hires many logicians for P7 verification. Uses STE. Currently developing higher order logic tools (reFLect).
- 1997: Amir Pnueli gets the Turing Award in recognition of his contribution to the applications of temporal logic
- 2004: temporal notation for properties debated and standardised
  - semantics: CTL versus LTL
  - syntax: PSL and SVA ‘aligned’
- 2005 onwards: Assertion Based Verification (ABV) grows
  - dynamic checking of properties by simulation (e.g. used at ARM)
  - static checking by model checking
- 2008: Clarke, Emerson & Sifakis get Turing prize for model checking
- 2008: Clarke gets 2008 CADE Herbrand Award

Note: work on formal methods leads to high prestige awards!

Rest of the course

- First look at ‘raw’ higher order logic for specification and verification
  - temporal logic is a notation for specifying properties of traces
  - first look at reasoning directly about traces in higher order logic
- Towards the end of the course we return to temporal logic
  - look at its constructs
  - semantics via a shallow embedding in higher order logic
  - look at the ‘Industry Standard’ logic PSL
  - overview some key ideas for model checking temporal logic properties