Package org.lwjgl.util.simd
Class SSE
- java.lang.Object
-
- org.lwjgl.util.simd.SSE
-
public class SSE extends java.lang.Object
Bindings to SSE macros.
-
-
Field Summary
Fields Modifier and Type Field and Description static int
_MM_EXCEPT_DENORM
_MM_EXCEPT_DIV_ZERO
_MM_EXCEPT_INEXACT
_MM_EXCEPT_INVALID
_MM_EXCEPT_MASK
_MM_EXCEPT_OVERFLOW
_MM_EXCEPT_UNDERFLOWException state.static int
_MM_FLUSH_ZERO_MASK
_MM_FLUSH_ZERO_OFF
_MM_FLUSH_ZERO_ONFlush zero mask.static int
_MM_MASK_DENORM
_MM_MASK_DIV_ZERO
_MM_MASK_INEXACT
_MM_MASK_INVALID
_MM_MASK_MASK
_MM_MASK_OVERFLOW
_MM_MASK_UNDERFLOWException mask.static int
_MM_ROUND_DOWN
_MM_ROUND_MASK
_MM_ROUND_NEAREST
_MM_ROUND_TOWARD_ZERO
_MM_ROUND_UPRound mode.
-
Method Summary
All Methods Static Methods Concrete Methods Modifier and Type Method and Description static int
_MM_GET_EXCEPTION_MASK()
Returns the exception mask bits from the MXCSR control and status register.static int
_MM_GET_EXCEPTION_STATE()
Returns the exception state bits from the MXCSR control and status register.static int
_MM_GET_FLUSH_ZERO_MODE()
Returns the flush zero bits from the MXCSR control and status register.static int
_MM_GET_ROUNDING_MODE()
Returns the rounding mode bits from the MXCSR control and status register.static void
_MM_SET_EXCEPTION_MASK(int mask)
Sets the exception mask bits of the MXCSR control and status register.static void
_MM_SET_EXCEPTION_STATE(int mask)
Sets the exception state bits of the MXCSR control and status register.static void
_MM_SET_FLUSH_ZERO_MODE(int mode)
Sets the flush zero bits of the MXCSR control and status register.static void
_MM_SET_ROUNDING_MODE(int mode)
Sets the rounding mode bits of the MXCSR control and status register.
-
-
-
Field Detail
-
_MM_EXCEPT_MASK
public static final int _MM_EXCEPT_MASK
Exception state.- See Also:
- Constant Field Values
-
_MM_EXCEPT_INVALID
public static final int _MM_EXCEPT_INVALID
Exception state.- See Also:
- Constant Field Values
-
_MM_EXCEPT_DENORM
public static final int _MM_EXCEPT_DENORM
Exception state.- See Also:
- Constant Field Values
-
_MM_EXCEPT_DIV_ZERO
public static final int _MM_EXCEPT_DIV_ZERO
Exception state.- See Also:
- Constant Field Values
-
_MM_EXCEPT_OVERFLOW
public static final int _MM_EXCEPT_OVERFLOW
Exception state.- See Also:
- Constant Field Values
-
_MM_EXCEPT_UNDERFLOW
public static final int _MM_EXCEPT_UNDERFLOW
Exception state.- See Also:
- Constant Field Values
-
_MM_EXCEPT_INEXACT
public static final int _MM_EXCEPT_INEXACT
Exception state.- See Also:
- Constant Field Values
-
_MM_MASK_MASK
public static final int _MM_MASK_MASK
Exception mask.- See Also:
- Constant Field Values
-
_MM_MASK_INVALID
public static final int _MM_MASK_INVALID
Exception mask.- See Also:
- Constant Field Values
-
_MM_MASK_DENORM
public static final int _MM_MASK_DENORM
Exception mask.- See Also:
- Constant Field Values
-
_MM_MASK_DIV_ZERO
public static final int _MM_MASK_DIV_ZERO
Exception mask.- See Also:
- Constant Field Values
-
_MM_MASK_OVERFLOW
public static final int _MM_MASK_OVERFLOW
Exception mask.- See Also:
- Constant Field Values
-
_MM_MASK_UNDERFLOW
public static final int _MM_MASK_UNDERFLOW
Exception mask.- See Also:
- Constant Field Values
-
_MM_MASK_INEXACT
public static final int _MM_MASK_INEXACT
Exception mask.- See Also:
- Constant Field Values
-
_MM_ROUND_MASK
public static final int _MM_ROUND_MASK
Round mode.- See Also:
- Constant Field Values
-
_MM_ROUND_NEAREST
public static final int _MM_ROUND_NEAREST
Round mode.- See Also:
- Constant Field Values
-
_MM_ROUND_DOWN
public static final int _MM_ROUND_DOWN
Round mode.- See Also:
- Constant Field Values
-
_MM_ROUND_UP
public static final int _MM_ROUND_UP
Round mode.- See Also:
- Constant Field Values
-
_MM_ROUND_TOWARD_ZERO
public static final int _MM_ROUND_TOWARD_ZERO
Round mode.- See Also:
- Constant Field Values
-
_MM_FLUSH_ZERO_MASK
public static final int _MM_FLUSH_ZERO_MASK
Flush zero mask.- See Also:
- Constant Field Values
-
_MM_FLUSH_ZERO_ON
public static final int _MM_FLUSH_ZERO_ON
Flush zero mask.- See Also:
- Constant Field Values
-
_MM_FLUSH_ZERO_OFF
public static final int _MM_FLUSH_ZERO_OFF
Flush zero mask.- See Also:
- Constant Field Values
-
-
Method Detail
-
_MM_SET_EXCEPTION_STATE
public static void _MM_SET_EXCEPTION_STATE(int mask)
Sets the exception state bits of the MXCSR control and status register.- Parameters:
mask
- the exception state. One of:EXCEPT_MASK
EXCEPT_INVALID
EXCEPT_DENORM
EXCEPT_DIV_ZERO
EXCEPT_OVERFLOW
EXCEPT_UNDERFLOW
EXCEPT_INEXACT
-
_MM_GET_EXCEPTION_STATE
public static int _MM_GET_EXCEPTION_STATE()
Returns the exception state bits from the MXCSR control and status register.
-
_MM_SET_EXCEPTION_MASK
public static void _MM_SET_EXCEPTION_MASK(int mask)
Sets the exception mask bits of the MXCSR control and status register.All six exception mask bits are always affected. Bits not set explicitly are cleared.
- Parameters:
mask
- the exception mask. One or more of:MASK_MASK
MASK_INVALID
MASK_DENORM
MASK_DIV_ZERO
MASK_OVERFLOW
MASK_UNDERFLOW
MASK_INEXACT
-
_MM_GET_EXCEPTION_MASK
public static int _MM_GET_EXCEPTION_MASK()
Returns the exception mask bits from the MXCSR control and status register.
-
_MM_SET_ROUNDING_MODE
public static void _MM_SET_ROUNDING_MODE(int mode)
Sets the rounding mode bits of the MXCSR control and status register.- Parameters:
mode
- the rounding mode. One of:ROUND_MASK
ROUND_NEAREST
ROUND_DOWN
ROUND_UP
ROUND_TOWARD_ZERO
-
_MM_GET_ROUNDING_MODE
public static int _MM_GET_ROUNDING_MODE()
Returns the rounding mode bits from the MXCSR control and status register.
-
_MM_SET_FLUSH_ZERO_MODE
public static void _MM_SET_FLUSH_ZERO_MODE(int mode)
Sets the flush zero bits of the MXCSR control and status register. FTZ sets denormal results from floating-point calculations to zero.FTZ is a method of bypassing IEEE 754 methods of dealing with invalid floating-point numbers due to underflows. This mode is less precise, but much faster.
- Parameters:
mode
- the flush-to-zero mode. One of:FLUSH_ZERO_MASK
FLUSH_ZERO_ON
FLUSH_ZERO_OFF
-
_MM_GET_FLUSH_ZERO_MODE
public static int _MM_GET_FLUSH_ZERO_MODE()
Returns the flush zero bits from the MXCSR control and status register.
-
-