Verilog Hardware Description Language

The material here consists of relics from an ancient EPSRC project by David Greaves and Mike Gordon entitled Checking Equivalence Between Synthesised Logic and Non-Synthesisable Behavioural Prototypes.