#### Layering RTL, SAFL, Handel-C and Bluespec on Chisel HCL.

**Dr David J Greaves** 

University of Cambridge Computer Laboratory



#### Presented at Memocode'15, September 2015, Austin Texas

David J Greaves – Computer Lab Cambridge

Layering RTL, SAFL, Handel-C and Bluespec on Chisel HCL. Talk Topics.

- •Mainstream hardware description language features,
- •Tagged data and Time/Space folding, re-pipelining,
- •HCL Concept: Lava, Chisel + HardCaml,
- •Metaprogramming: motivation for clean and more powerful elaboration,
- •Four examples of powerful constructs on Chisel,
- •Brief discussion of interaction between design styles.

### RTL – Living in the dark age ?

#### Verilog and VHDL:

- Successful because they combine structure,
  - behaviour and testbench
- Remain 'kingpin' between front-end and back-end flow
- System Verilog a worthwhile step forward.
- No denotation of which data is live,
- No modern compiler warnings (uninitialised variable ...),
- No symbol table/bounds checking for layout in RAM,
- All concurrency is in the programmer's head,
- No mutex or FIFO primitives,
- No synthesisable TLM.

David J Greaves – Computer Lab Cambridge

### Staged Evaluation aka Metaprogramming

- Part of the program runs at 'compile time' the elaborate phase.
- The elaborated program consists of a hardware circuit that runs at run time: the execution phase.

For example, Verilog and VHDL have generate statements and generate variables which disappear during the first stage.

David J Greaves – Computer Lab Cambridge

#### RTL – Goodie 1 – Assignment Packing

Elaborates the denotational semantics at compile time.

An (order-sensitive) imperative program

converts to "pure RTL" (unordered list per clock domain)

•*But can explode complexity when complex array subscript comparison.* David J Greaves – Computer Lab Cambridge Memocode 2015, Austin Texas. RTL – Goodie 2 – State machine PC inference.

always @(posedge clk) begin foo <= foo + 1; if (e1) @(posedge clk) foo <= foo + 2; end

converts to "pure RTL"

pc <= e1 & !pc; foo <= foo + (pc ? 2: 1);

However state machine synthesis banned in many house styles and later synthesisable subset definitions. David J Greaves – Computer Lab Cambridge Memocode 2015, Austin Texas. Hardware Construction Language

A (rich) language for writing programs that prints out a circuit diagram.

But does it:

- Ensure syntactially well-formed output ?
- Semantically well-formed as well? E.g. no two outputs wired together?
- Include simple optimisations?
  - Discarding disconnected logic,
  - Constant propagation and identity folding:
     Eg: exp && true -> exp

David J Greaves – Computer Lab Cambridge

Lava HCL

#### 'Lava Hardware Design in Haskell'

Make use of all standard combinators such as Fold, Map and Zip.

Different instantiations of the leaf nodes for

- Simulation
- Synthesis
- Verification

Bjesse, Koen, Sheeran, Singh 1998



Figure 9: A butterfly



Figure 10: A butterfly stage of size 8 expressed with riffling

David J Greaves – Computer Lab Cambridge

#### **Data-Dependent Control Flow ?**

The 'if' statement is part of any programming language, but how much conditional execution does our language support at run time ?

- Lava's elaborate phase is very rich, it certainly contains 'if' statements.
- But all run-time conditional flow was through explicitly printed multiplexors.

Generally we desire greater expressivity than that...

David J Greaves – Computer Lab Cambridge

#### **Time/Space Flexibility**

- We would like to use one entry of the design for either:
  - Fast execution using a lot of hardware
  - Slower execution using less hardware
- We should favour languages that are amenable to rapidly changing between these styles,
- while still being 'resource aware' engineers understand roughly how many gates they are using as they write each line.

Associative assignments such as += are good (amenable). Functional programs are very good! VLSI trends increasingly want layout-time re-pipelining. David J Greaves – Computer Lab Cambridge Memocode 2015, Austin Texas.

#### SAFL - Statically Allocated Functional Language

Used a variant of ML to describe hardware

- We see powerful combinators for hardware generation
- The ML 'if' is the run-time 'if' (could not be a DSL)

- All recursion is tail recursion, hence bounded stack space – finite state.

- But functional style did not fit comfortably with RAMs

SAFL appeard in ICALP 2000. Alan Mycroft, Richard Sharp.

David J Greaves – Computer Lab Cambridge

#### SAFL – Resource Awareness

Baseline rules control the amount of hardware generated:

1. Leaf operators occuring syntactically are freshly instantiated in the hardware *for each syntactic occurence* in the source code.

2. The same goes for function definitions, which means function applications of a named function are *serialised* with argument and return value multiplexors.

This contrasts with High-Level Synthesis (HLS) where the designer perhaps only broadly constrains how many ALUs and RAMs to use, but the amount of random logic is unpredictable...

David J Greaves – Computer Lab Cambridge

#### **Time/Space Folding in SAFL**

```
fun cmult x y =
    let ans_re = x.re*y.re - x.im*y.im
    let ans_im = x.im*y.re + x.re*y.im
    in (ans_re, ans_im) // 4 multipliers, 2 adders.
```

A function replicator, such as UF, enables control of time/space folding, giving a fresh copy of a function.

let use\_time = g(cmult a b, cmult c d)
 // 4 multipliers, 2 adders + resources for g

let use\_space = g(cmult a b, (UF cmult) c d)
 // 8 multipliers, 4 adders + resources for g

Server farms etc are also easy to provide provided everything remains stateless. David J Greaves – Computer Lab Cambridge Memocode 2015, Austin Texas.

## Chisel HCL (from UCB)

- Chisel is embedded as a DSL in Scala.
- Scala is a wonderful language
  - A superb mix of functional, imperative and OO Scala has flexible overloading syntax that makes extensions and implicit conversions simple to deploy.
- Chisel provides all the main basic gates and memories and *powerful wiring up primitives* but not much data-dependent control flow (no imperative flow or pc inference).
- Scala allows us to build up on top easily.

David J Greaves – Computer Lab Cambridge

#### A Varadic Priority Arbiter in Chisel



David J Greaves – Computer Lab Cambridge

#### Run-time 'if' in Chisel

```
class Parity extends Module {
 val io = new Bundle {
     val in = Bool(dir = INPUT)
     val out = Bool(dir = OUTPUT) }
 val s even :: s odd :: Nil = Enum(UInt(), 2)
 val state = Reg(init = s even)
 when (io.in) {
    when (state === s even) { state := s odd }
    when (state === s odd) { state := s even }
 io.out := (state === s odd)
```

The 'when' key word is Chisel's main run-time IF operator, but there are other variants including a switch/case statement. The === operator is used so that Scala's == remains usable.

David J Greaves – Computer Lab Cambridge

### Adding TLM to Chisel

class Targer\_AX extends Module

We store function entry points in the I/O bundle

Each function is annotated with its fixed pipeline delay or else can use handshake nets Request/Valid (not shown here).

```
val io = new TLM bundle Ic
 { // Register TLM callable function with one pipeline
delay.
   tlmBind a1(ax fun , 1)
 }
 def ax fun(x:UInt) = Reg(UInt(32), x + UInt(10))
class Targer_DX extends Module
 val io = new TLM bundle lc
 { // TLM callable diadic function with 2 pipeline delays.
   tlmBind_a2(dx_fun _, 2)
 def dx fun(x:UInt, y:UInt) = \text{Reg}(\text{Reg}(\text{UInt}(32), x + y))
```

TLM = Transaction Level Modelling – although here we are not modelling, but doing.

David J Greaves – Computer Lab Cambridge

#### TLM in Chisel (2)



David J Greaves – Computer Lab Cambridge

## Running the TLM Example with SAFL semantics





#### HardCaml

ML is the perhaps the best-known functional language.

ML + Objects + Better syntax + more advanced types = OCAML

OCAML is the ultimate programming language?

(Well some think so - Mirage operating system is an OCAML linux kernel. I'm beginning to prefer Scala ...)

HardCaml: An open-source domain specific language embedded in OCaml for designing and testing register transfer level hardware designs. --- The HardCaml library provides an API roughly consistent with the structural subset of VHDL and Verilog.

Also: has a snazzy front end embedded in Javascript.

David J Greaves – Computer Lab Cambridge

#### HardCaml Small Example

```
/* Verilog counter */
module counter
  #(parameter bits = 8)
  (
    input clock, clear, enable,
    output reg [bits-1:0] q
  );
```

```
always @(posedge clock)
if (clear) q <= 0;
else if (enable) q <= q + 1;
endmodule
```

```
(* HardCaml counter *)
let q = reg_fb r_sync enable bits (fun d -> d +: 1)
```

David J Greaves – Computer Lab Cambridge

# Rule-based hardware generation (Bluespec)

- Recently Bluespec System Verilog has successfully raised the level of abstraction in RTL design:
- A Bluespec design is expressed as a list of declarative rules that fire atomically and which last less than one clock cycle,
- Shared variables are mostly replaced with one-place FIFO buffers with automatic handshaking,
- Rules are allocated a static schedule at compile time and some that can never fire are reported,.
- The wiring pattern of the whole design is elaborated using a powerful embedded functional language (as per Lava).

David J Greaves – Computer Lab Cambridge

#### Bluespec: Background + Example

```
module mkTb (Empty);
```

```
Reg#(int) x <- mkReg (23);
```

```
rule countup (x < 30);
int y = x + 1;
x <= x + 1;
$display ("x = %0d, y = %0d", x, y);
endrule
```

```
rule done (x >= 30);
  $finish (0);
endrule
```

endmodule: mkTb

But, imperative expression using a conceptual thread is also useful to have, so Bluespec has a behavioural sub-language compiler built in.

David J Greaves – Computer Lab Cambridge

#### Bluespec: Background + Example (2)

module mkTb (Empty);

```
Reg#(int) xx <- mkReg ('h10);
GCD_ifc pipe <- mkGCD;
```

```
rule sendwork;
  dut.gcd_start (xx, 40);
  xx <= xx + 'h10;
endrule
```

rule drain; let y = dut.gcd\_result(); \$display (" y = %0h", y); if (y > 'h80) \$finish(0); endrule

endmodule

David J Greaves – Computer Lab Cambridge

Bluespec uses interface definitions imported by both caller and callee with an established mapping to H/W. interface GCD\_ifc; method Action start(int a, int b); method int result(); endinterface



## GCD in Chisel

Top is a standard example from the Chisel tutorial material.

Bottom is my SAFL TLM binding thereof.

> This makes it nicely callable.

```
def gcd_fun(arg_a :UInt, arg_b :UInt):UInt = {
                                           val x = Reg(UInt())
                                           val y = Reg(UInt())
                                           val p = Reg(init=Bool(false))
                                           when (io.getReq() & (p) \in \mathbb{R}^{2}
                                            x := arg a
                                            y := arg_b
                                            p := Bool(true)
                                           when (p) {
                                             when (x > y) \{ x := y; y := x \}
                                            otherwise
                                            \{ y := y - x \}
                                           when (!io.getReq()) { p := Bool(false) }
                                           io.getValid() := (y === Bits(0) \& \& p)
                                           Х
                                         class GCDunit extends Module {
                                           val io = new TLM bundle {
                                           tlmBind a2(gcd_fun _, -1)
David J Greaves – Computer Lab Cambridge
                                                             Memocode 2015, Austin Texas.
```

#### Laying Bluespec on Chisel (Bluespec left, Chisel-Bluespec right)

//http://csg.csail.mit.edu/6.375
//Euclid's algorithm for computing
//the Greatest Common Divisor (GCD):
module mkGCD (I\_GCD);
Reg#(int) x <- mkRegU;
Reg#(int) y <- mkReg(0);</pre>

rule swap ((x > y) && (y != 0)); x <= y; y <= x; endrule

```
rule subtract ((x <= y) && (y != 0));
y <= y - x;
endrule
```

method Action start(int a, int b) if (y==0); x <= a; y <= b; endmethod

```
method int result() if (y==0);
  return x;
  endmethod
endmodule
```

```
David J Greaves – Computer Lab Cambridge
```

//The same code with minor syntax changes for //construction on top of Chisel. class GCDunitBSV extends Module { val x = Reg(init=UInt(192, 32)) // 32-bit regs. val y = Reg(init=UInt(222, 32)) // With initial work.

val x = Reg(outType=UInt(32))
val y = Reg(outType=UInt(32))
rule ("swap") ((x > y) & (y != UInt(0))) {
 x := y
 y := x
 }
rule ("subtract") ((x <= y) & (y != UInt(0))) {
 y := y - x;
 }
def gcd\_start(arg\_a :UInt, arg\_b :UInt) =
 WHEN(y === UInt(0)) { x := arg\_a; y := arg\_b
 }
def gcd\_result():UInt = WHEN(y === UInt(0)) { x }</pre>

val io = new BSV\_bundle {
 bsvBind\_a2v(gcd\_start \_) // 2 args, void return
 bsvBind\_a0(gcd\_result \_) // 0 args, data return

#### Bluespec on Chisel: Three GCD runs.

😓 🛁  🖕 🄶 From: 0 se	c To: 103	3 ns		3 N	1arker	347 r	ns   C	ursor:	3680	0 ps																									
Signals	Waves																																		
Time						10	0 ns								200	ns								30	)0 ns									4	00 ns
clk=1																																			
reset =0																																			
clockTicks[31:0] =32	+ 0	(1)2	3	4	)5 )6	5 7	8	9	10	11 1	2 1	3 14	15	16	)17	18	19	20	21	22	23	24	25	26 2	7	28 2	29 3	30	31	2	33	34	35	36	37 38
testno[31:0] =3	+ 0									1					2								3												
tlm_arg1_data[31:0]=33	+ 33								48	33				7	33						)	100	33												
tlm_arg2_data[31:0]=33	+ 33								32	33				3	33						)	10	33												
io_tlm1_Rdy =0																																			
io_tlm1_Req=0																																			
x[31:0]=10	+ 192	36				(12	2			48 3	2	16			)7	3			1				100	10											
y[31:0] =40	+ 36	192 15	56 120	) 84	48 (1	2 36	j 24	12	0	32 4	8 (16	6 32	16	0	3)	7	4	)(1	3	2	1	0)	10	100	0)	80 7	70 )(6	50	50	40	30	20	10	0	
io_tlm_Rdy=0																																			
io_tlm_Req=0																																			
io_resultStrobe=0																																			
io_result[31:0]=0	+ 0								12	0				16	0							1 )(	0											10	

- So, it works!
- Scala/Chisel gave us all the Bluespec elaboration combinators, and
- The rule/method core h/w generation is relatively simple to lay on Chisel.

David J Greaves – Computer Lab Cambridge

#### Handel-C

Handel-C uses explicit Occam/CSP-like channels ('!' to write, '?' to read):

// Generator (src)	// Processor	// Consumer (sink)
while (1)	while(1)	while(1)
{	{	{
ch1 ! (x);	ch2 ! (ch1? + 2)	\$display(ch2?);
x += 3;	}	}
}		

Using channels makes concurrency explict and allows synthesis to retime the design.

Banning shared variables avoids RaW and WaW hazards.

Handshaking wires within a synthesis unit may disappear during compilation if they would have constant values owing to certain components being always ready.

David J Greaves – Computer Lab Cambridge

#### Laying Handel-C on Chisel

```
class HandelExample extends Module {
 val io = new Bundle { val mon = UInt(OUTPUT, 3) }
 val porta = new HChan(UInt(32), 1)
 val vv = \text{Reg}(\text{UInt}(32), \text{init}=\text{UInt}(0))
 always {
    porta.send(UInt(4))
    PAR { porta.send(vv)
           vv := vv + UInt(1)
                                      Handel-C also supports
                                      SEQ and PAR block keywords
 STEP() // Please eliminate me!
                                      where imperative commands
                                      enclosed run sequentially
                                      Or in parallel.
  always {
  io.mon := porta() \& UInt(7);
                                      We use our RTL always for the
  STEP() // Please eliminate me!
                                      outermost SEQ.
```

David J Greaves – Computer Lab Cambridge

## Laying RTL on Chisel

```
class RtIExample extends Module {
  val io = new Bundle {
  val din = Bool(INPUT)
  val mon = UInt(OUTPUT, 3)
always {
  io.mon := UInt(1)
  STEP()
  io.mon := UInt(2)
  STEP()
  IF (io.din) { io.mon := UInt(3); STEP(2); }
```

RTL primitives added:

- state machine inference,
- run time control flow IF statements,
- assignment packing.

David J Greaves – Computer Lab Cambridge

#### **Interoperation Issues ?**

- All fragments show are freely embedded in general Scala source code.
- The libraries for all coding styles are enabled all at once.
- All Chisel features are also remain available without change.
- Q1. Are there any restrictions on how we intermix these design styles?
- A1. Hardly any (see next slide).
- Q2. Is it a good idea to freely mix them ?
- A2a. Horses for courses ?
- A2b. Probably not!

David J Greaves – Computer Lab Cambridge

#### **BSV to SAFL Interworking**

Bluespec insists that all rules and methods take at most one clock cycle to execute.

- SAFL can freely call Bluespec methods, but
- Bluespec may need a transactor to call SAFL.



David J Greaves – Computer Lab Cambridge

#### Combining all four design styles



- 3. State machine stimulus generation 1. Bluespec GCD unit
- 4. Handel-C output logging channel.

David J Greaves – Computer Lab Cambridge

• 2. Invoked twice from SAFL via a transactor.

#### **Summary Features**

	RTL	SAFL	Handel-C	Bluespec	HLS
Eternal process loops (always-style)	YES	YES	YES	YES	YES
Shared Variables	YES	no	no	YES	YES
Data-dependent control flow	YES	YES	YES	YES	YES
Channel Msg Passing	no	no	YES	no	YES
Guarded Atomic Rules	no	no	YES	no	YES
Seq/Par Constructs	no	no	YES	no	YES
Multiple resolved assignments per clock cycle	YES	n/a	no	YES	YES
Compile-time Scheduller	no	YES	no	YES	YES

TABLE I: Comparison of Language Features

David J Greaves – Computer Lab Cambridge

#### Do we need HCL's ?

- The Chisel and HardCaml baselines are fairly simple yet provide all the 'structural' resources for emitting validated netlists and cycle-accurate simulation.
- Yet they leverage the full power of their parent language for elaboration.
- They provide interworking with RTL designs in Verilog and VHDL.
- They provide a 'power platform' for supporting your own favourite expression style ...

David J Greaves – Computer Lab Cambridge

#### **Conclusions and Views**

- Functional elaboration language gives expressivity and supports folding – rich and modern.
- People vary in the expression form they prefer.
- Future hardware languages will be richer, support concurrency better and amenable to repipelining post synthesis.
- Future styles will perhaps be more explicit on state edges and support associative assignments.

## Thankyou for you attention.

#### **Open Source Links**

- Chisel: https://chisel.eecs.berkeley.edu
- HARDCAML:
   www.ujamjar.com/open-source/ocaml/2014/06/17/hardcaml.html
- Build on chisel http://www.cl.cam.ac.uk/users/djg11/cbgboc
- Kiwi HLS from C#: http://www.cl.cam.ac.uk/~djg11/kiwi
- Toy Bluespec: www.cl.cam.ac.uk/~djg11/wwwhpr/toy-bluespeccompiler.html

#### **Backup Slides Follow**

David J Greaves – Computer Lab Cambridge

#### C-to-Gates: Classical HLS

Take one thread and a body of code:

generate a custom datapath containing registers, RAMs and ALUs and a custom sequencer that implements an efficient, static schedule that achieves the same behaviour.

Creates a precise schedule of addresses on register file and RAM ports and ALU function codes.

Typically unwinds inner loops by some factor.

All current EDA/FPGA vendors now support C++ to gates.

Leading free tool is LegUp from U Toronto.

Profiling or datapath description hints are needed for a sensible datapath structure since sequencer states are not equiprobable and we do not want to deploy resource on seldom-used data paths. David J Greaves – Computer Lab Cambridge Memocode 2015, Austin Texas.

#### **C-to-Gates: Classical HLS**

For example, best mapping of the record fields x and y to RAMs is different in the two foreach loops:

```
class IntPair
  public bool c; public int x, y;
IntPair [] ipairs = new IntPair [1024];
void customer(bool qcond)
  int sum1 = 0, sum2 = 0;
  if (qcond) then foreach (IntPair pp in ipairs)
     sum1 += pp.x + pp.y;
  else foreach (IntPair pp in ipairs)
     sum2 += pp.c ? pp.y: pp.x;
```

The fields x and y could be kept in separate RAMs or a common one. If qcond rarely holds then a common RAM will serve since there is little contention. Whereas if qcond holds most of the time then keeping x and y in separate RAMs will boost performance.

#### What is emitted by elaborate ?

- Gates, wires, flip-flops and RAMs (all).
- TLM arg mux and body mutexes (Bluespec + SAFL).
- Channel FIFOs (Handel-C).
- Current sate PC register + logic enable decoder (RTL + Handel-C).

David J Greaves – Computer Lab Cambridge