## 2009 Paper 9 Question 13

## Specification and Verification II

(a)	What is the "false-implies-everything" problem?	[2  marks]
(b)	What is the difference between temporal and data abstraction?	[2  marks]
(c)	How do models of combinational and sequential devices differ?	[2  marks]
(d)	How is the rising edge of a signal modelled in higher order logic?	[2  marks]
(e)	Write down a formula that asserts that if a signal $s$ has the value <b>a</b> later times it also has the value <b>a</b> .	then at all [2 marks]
(f)	Give <i>two</i> properties of transistors that are not modelled by the sim model.	ple switch [2 marks]
(g)	What are advantages of using binary decision diagrams to represent formulae?	t Boolean [2 marks]
(h)	What is the difference between linear and branching time?	[2  marks]
(i)	What are the relative expressive powers of LTL and CTL?	[2  marks]
(j)	How do the Verilog and VHDL simulation cycles differ?	[2  marks]