## 2008 Paper 8 Question 2

## VLSI Design

(a) Sketch a transistor-level circuit for the function $\overline{A \cdot B+C \cdot D}$ in static CMOS.
(b) Annotate the circuit to indicate the widths of the transistors required to give rise and fall times equal to a minimal, balanced inverter. Assume that p-channel transistors have $\gamma$ times the resistance of n-channel transistors when conducting.
(c) Calculate the logical effort and parasitic delay for the circuit.
(d) Sketch a stick diagram for the circuit, arranged for reasonably compact layout. Assume two layers of metal with power and ground routed in parallel tracks on the second layer, and arrange for inputs and the output to be available outside the power rails.
(e) Estimate the size of your layout, assuming a separation of $8 \lambda$ between the centre-lines of parallel metal tracks.

