## 1995 Paper 6 Question 1

## **Processor Architecture**

What is a data cache and what properties of data access does it exploit?

[10 marks]

Why are caches necessary for RISC processors?

[5 marks]

A translation lookaside buffer (TLB) is a specialised cache. What does it typically store? [5 marks]