Introduction

This course will introduce the design of very large scale integrated circuits. The material develops an understanding of the whole spectrum from semiconductor physics through transistor-level design and system design to architecture, and promotes the associated tools for computer aided design.

Syllabus

The course consists of 16 lectures divided into three main headings:

Transistor design
• Semiconductors. Simple logic. MOS layers, stick diagrams. Layout of an inverter. Transmission gates and pass transistor logic.
• Combinational logic. NOR and NAND in nMOS and CMOS. Compound gates. Delays.
• Logic design. Stereotyped design and PLAs.

System design
• Clocking and registers. Storage elements and sequential machines. Dynamic logic.
• Memory design.
• Building blocks. Shifters, adders, ALUs. Carry.

Computer-aided design
• Fabrication. Design rules and lambda rules.
• Performance and large loads. Logical effort. Scaling.
• Self-timed circuits.

Objectives

On completing the course, students should be able to:
• Describe the structure and operation of an MOS transistor.
• Design simple logic in CMOS.
• Compare different designs as circuits, stick diagrams and layout.
• Explain gate matrix and PLA design in CMOS.
• Apply clocked design for dynamic logic and storage.
• Discuss different approaches to the design of memory.
• Describe the modules making up a processor.
• Explain the fabrication process and analyse its implications.
• Compare different approaches to the implementation of systems.
• Discuss the relevance and design of self-timed circuits.

It should be pointed out that these notes do not constitute a complete transcript of all the lectures and they are not a substitute for text books. They are intended to give a reasonable synopsis of
the subjects discussed, but they give neither complete descriptions nor all the background material.

**Appropriate books**

The following books are relevant for the course:

  A pictorial history of semiconductors, just right for your coffee table.
  Details of the ARM processor.
  A gentle introduction, beginning to show its age.
  The old classic, emphasis on nMOS.
- J Sparso & S Furber: *Principles of asynchronous circuit design: a systems perspective*,  
  Expensive, but worth it if you want to know more about asynchronous design.
  The new classic?

**Colouring conventions**

You will need a set of colouring pencils (including yellow, green, brown, red and blue) to gloss the diagrams in these notes during the lectures.

The following conventions are used for the colours here:

![Colouring conventions](image)

A copy of these notes (and other relevant teaching material) can be read on-line by following the links from [http://www.cl.cam.ac.uk/Teaching/current/VLSI/](http://www.cl.cam.ac.uk/Teaching/current/VLSI/). This may be particularly helpful when checking colours. Access is limited to computers within the University.
Semiconductor technology

Semiconductors can be made from crystalline silicon into which impurities have been introduced:

- A high valency implant such as phosphorous gives free electrons, creating an *n-type* region.
- A low valency implant such as boron gives free holes, creating a *p-type* region.

The junction of an n-type and a p-type region in a single crystalline lattice creates a diode which only conducts if it is *forward biased* with the p-type region (the *anode*) more positive than the n-type region (the *cathode*).

A light emitting diode has the additional property that it glows when current is flowing through it. It is prudent to limit this current to a few milli-Amps by means of a kilohm series resistor, or it glows very brightly, but only for a short time.

Digital switching

Most digital logic is based on the idea of switching signals between a high voltage (which we will usually treat as being 5V, although modern systems more commonly use 3.3V or less) and a low voltage (0V, or ground). The sense may be determined by current flowing or not (as in bipolar circuits) or by the presence or absence of charge (as in MOS circuits). A logic function takes some input signals and computes an output function using pull-up and pull-down circuits which may be passive (always switched on) or active (selectively switched).

The diagram shows a circuit with an active pull-down and a passive pull-up. The pull-down can be thought of as a remote-control switch, usually made from transistors but possibly relays or valves.

A further complexity with MOS circuits is that the charge on wires persists after they have ceased to be driven; this means that the wires have a memory (typically lasting a thousandth of a second or so) of the last value driven on them.
**Bipolar circuits**

A bipolar transistor is formed by a sandwich of n-type, p-type and n-type regions in a single crystalline lattice. It can be thought of two diodes connected anode-to-anode such that a current through the forward biased diode overwhelms the reverse biased diode.

![npn bipolar transistor](image)

A small current flowing from the base to the emitter of an npn transistor induces a large current from the collector to the emitter. A pnp transistor has the opposite polarity.

These can be used to construct a NAND gate using transistor-transistor logic (TTL).

![TTL NAND gate](image)

The two transistors on the left calculate the logical function, that in the middle is simply an invertor, and the circuit on the right is a buffer called an emitter follower. With a 1k6 Ohm pull-up, about 1 mA flows through the gate whenever an input is high and the gate then dissipates 5 mW. There are also difficulties in finding the right sizes for the transistors and resistor.

**MOS circuits**

An enhancement mode, n-channel, metal-oxide-silicon field-effect transistor (nMOS FET) is formed on a crystal of p-type silicon. Two n-type regions (known as diffusion) lie on either side of a region of the p-type substrate which is covered by a thick layer of insulating silicon dioxide (or oxide) and a metal plate.
When the gate is positive with respect to the source, an n-type \textit{channel} is formed under the gate and current is conducted from drain to source. Even when turned on, a MOS transistor has a resistance of about 10 k\ohm.

The construction of the transistor is symmetric with respect to the source and drain - the labels merely indicate the relative voltages. This contrasts with the different processing used to make the collector and emitter of a bipolar transistor.

A \textit{p-channel} MOS FET has the opposite polarity and conducts when its gate is low. However, the resistance of a p-type channel is about 2½ times that of an n-type channel of the same size.

In integrated circuits, the metal gate is replaced by one made from polycrystalline silicon (or \textit{polysilicon}) for ease of fabrication.

The nMOS transistor operate in three modes:

- \textit{off} when $V_{gs} < V_t$
- \textit{saturated} when $V_{gs} > V_t$ and $V_{ds} > V_{gs} - V_t$
- \textit{linear} when $V_{gs} > V_t$ and $V_{ds} < V_{gs} - V_t$

where $V_t$ is the threshold voltage ($= 0.2 V_{dd} = 1V$ for a 5V system)

Note that, even when the transistor is turned on, the source voltage can not rise above the gate voltage less the threshold voltage.

The threshold voltage can be adjusted by implanting further impurities into the channel regions. It can even be made negative ($V_t = -0.8 V_{dd} = -4V$), giving a \textit{depletion mode} nMOS FET which always conducts. This can be used as a compact way of making a resistor.

**nMOS**

An nMOS NOR gate can be made with two n-type pull-down transistors in parallel and a passive pull-up. There are three ways that the pull-up could be made:

- A resistor – using polysilicon (which is the most resistive material available in a MOS process) this would have to be several hundred times the size of the pull-down transistor.
- An enhancement mode transistor with its gate wired high – this could never pull the output above $V_{dd} - V_t$. 
A depletion mode transistor with its gate wired to its source is used in practice.

NOR gate in nMOS

Current flows mainly when the gate is switched and the output is charged or discharged; only a small leakage current flows otherwise. With a 40 kΩ pull-up and a 10 kΩ pull-down in series, a current of 0.1 mA flows when an input is high and 0.5 mW is dissipated.

When the pull-down network is switched on, the depletion mode pull-up and the enhancement mode pull-down form a potential divider, and the output voltage approaches the appropriate ratio of the supply voltage – usually the ratio is 1:4, so the output falls to 1 V.

**CMOS**

A CMOS NOR gate can be made with two n-type pull-down transistors in parallel and two p-type transistors in series as an active pull-up. The complementary Boolean circuits in the pull-up and pull-down networks give the technology its name.

NOR gate in CMOS

Current only flows when the gate is switched and the output signal (which may be regarded as a capacitor) is charged or discharged, making the power consumption very low.

A further advantage of CMOS over nMOS and bipolar circuitry is that is does not rely on the ratio of the resistances in the pull-up and pull-down networks to determine the output voltage. The output switches between 0V and 5V rather than between about 1V and 5V. The disadvantage is the additional complexity of the complementary circuit.

For reasons that will be discussed later, modern integrated circuits operate with supply voltages much lower than 5V and all the voltages scale accordingly.
Simple logic in MOS

There are several layers in an nMOS chip:

- a p-type substrate
- paths of n-type diffusion
- a thin layer of silicon dioxide
- paths of polycrystalline silicon
- a thick layer of silicon dioxide
- paths of metal (usually aluminium)
- a further thick layer of silicon dioxide

with contact cuts through the silicon dioxide where connections are required.

The three layers carrying paths can be considered as independent conductors that only interact where polysilicon crosses diffusion to form a transistor. These tracks can be drawn as stick diagrams with

- diffusion in green
- polysilicon in red
- metal in blue

using black to indicate contacts between layers and yellow to mark regions of implant in the channels of depletion mode transistors.
With CMOS there are two types of diffusion: n-type is drawn in green and p-type in brown. These are on the same layers in the chip and must not meet. In fact, the method of fabrication required that they be kept relatively far apart.

Modern CMOS processes usually support several layers of metal. Five or more are commonly used.

Actually, these conventions for colours are not universal; in particular, industrial (rather than academic) systems tend to use red for diffusion and green for polysilicon. Moreover, a shortage of coloured pens normally means that both types of diffusion in CMOS are coloured green and the polarity indicated by drawing a circle round p-type transistors or simply inferred from the context. Colouring for multiple layers of metal are even less standard.

There are three ways that an nMOS inverter might be drawn:

Inverter designs in nMOS
(Yellow denotes an implant region to make depletion mode transistors.)
The three different representations are useful in different contexts:

- a circuit diagram – used to plan the logic of the system;
- a stick diagram – used to plan the topology of a layout, committing signals to particular layers; and
- layout – final decisions of sizes

The equivalent pictures in CMOS are:

Invertor designs in CMOS
(Yellow denotes an n-well in which p-channel transistors can be made.)

This layout shows the input arriving through polysilicon on the left and the output leaving through metal on the right. A second layer of metal might be used to allow connections above and below the invertor with a third layer left free to run other, quite separate, signals (such as a global clock) across the top of the invertor.

The following design runs power and ground in the second metal layer and signals in the first, with the polysilicon hidden underneath it.
Transmission gates

It is possible to compute logic functions without making logic gates – networks of MOS transistors can be connected together directly. These are known as transmission gates. (Of course, the transistors still have gates, but that is a different use of the word, as also would be logic gates!).

With CMOS, the nMOS transistors are good at conducting low signals and the pMOS transistors are good at conducting high signals, so transmission gates are often made from a pair of complementary transistors.

When the control signal $S$ is high, the transmission gate conducts logic signals of either sense in either direction. A special symbol is used for the CMOS transmission gate:

Pass transistor logic

MOS transistors can be used simply as switches to steer current using pass transistor logic.

Consider a simple multiplexor with 2 control inputs, $S_0$ & $S_1$, 4 data inputs, $A_n$, and a single output, $Q$. The function can be specified by a simple table:
This can be implemented using nMOS pass transistors as follows:

Note how a mixed notation (inverters and transistors or even invertors in a stick diagram) can be used. The second stick diagram uses depletion mode transistors as conductors to avoid going into metal, giving a more compact layout.

This could be implemented in CMOS even more simply, although care needs to be taken about mixing the two types of diffusion (or else a diode would be formed):
The design would also work better if transmission gates were used.

As a further example, consider a tally circuit to count the number of 1s in an input word, giving the answer in unary. The specification is:

<table>
<thead>
<tr>
<th>$X_2$</th>
<th>$X_1$</th>
<th>$X_0$</th>
<th>$Z_0$</th>
<th>$Z_1$</th>
<th>$Z_2$</th>
<th>$Z_3$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

This can be implemented using nMOS pass transistors as follows:
Note how each output signal in pass transistor logic is driven precisely once for any pattern of input signals – no signal should be left undriven and there should be no contention for any output value.

The idea of repeating a simple structure to make a complicated circuit is important in VLSI design.

*A caution*

The source potential of a MOS transistor can not rise above the gate potential less the threshold voltage. When using a chain of pass transistors, this results in a significant voltage drop across the first transistor, and rather less across subsequent ones.

The attenuated signal must be restored by giving the gate that it drives a more sensitive (larger) pull-down transistor.

A signal that has been switched by a pass transistor must not itself control a further pass transistor, or a second voltage drop would occur:
Combinational logic

In nMOS, the NOR gate has better speed and area characteristics than the NAND gate:

It is also possible to compute complex functions such as \( A \cdot B + C \) in one step:

In CMOS, the NAND gate has better speed and area characteristics than the NOR gate:

Again, complex logic is possible:
The complementary pull-up network becomes tedious in terms both of the number of transistors and also wiring complexity. Pseudo nMOS uses a passive pull-up consisting of a single p-type transistor with its gate tied low, so that it is always conducting like the depletion mode pull up in ordinary nMOS. This is fast, but wastes power. Alternatively, dynamic (or clocked) logic may be used – see below.

**Delays**

The delay through a MOS gate is simply the time that it takes to charge (or discharge) its output signal above (or below) the threshold voltage of any transistors in further circuitry that it drives. The voltage on the output will move asymptotically towards its final voltage in an exponential decay whose time constant, RC, is dominated by the product of the resistance of the channel in the transistor driving the output and the capacitance of the output signal.

The series resistance can be reduced (speeding up the gate) by increasing the size of the driving transistor, allowing a trade to be made between speed and size. The capacitance is determined by the length of the output track and, significantly, by the area of the gates that it drives; this in turn depends on the fan-out and the power of the gates in the fan-out.

For an nMOS inverter, the ratio of the resistances of the pull-up and pull-down transistors determines the sensitivity of the inverter and also the shape of the curve describing the output voltage after a change of the input.

Note that an input change from 0V to 5V results in an output swing from 5V to 1V and also that there are differential delays for falling and rising outputs.

A simple CMOS inverter will also have different resistances of p-type and n-type channels. However, this can be resolved by changing the sizes of the transistors, giving a symmetric response as well as full logic swing.
Consider the design of a circuit to compare two signals and test them for equality – an exclusive NOR gate. This has the following definition:

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>A=B</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

This can be implemented in a number of ways. The obvious solution is to express the function as a sum of products and then re-arrange using de Morgan’s laws:

\[ Q = \overline{A} \cdot \overline{B} + A \cdot B = (\overline{A} \cdot B) \cdot (A \cdot B) \]

An alternative circuit is available using NOR or NAND gates:

This leads to an nMOS implementation using 12 transistors or CMOS using 16 (or 18 with the extra invertor). The function could also be directly implemented in CMOS:
This has problems with limited voltage swing on the output. A more compact solution can be achieved using pass transistors:

The nMOS version uses 6 transistors and the CMOS version uses 8 (or only 4 if the complementary parts of the transmission gates shown in grey are omitted). An alternative CMOS version uses 6 transistors:

A little further thought reduces this to only 3 transistors:
However, these simpler circuits must be used with care. The inputs to the pass transistor logic must be driven signals, not just potentials, or else there might be charge sharing (reverse flow of information). The 3-transistor circuits have passive pull-ups and so will dissipate power.

**Stereotyped design**

Random logic consisting of nMOS NOR gates can be laid out in a regular form as a *Weinberger gate array*. For example, the 12 transistor exclusive NOR gate could be laid out as follows:

Random CMOS can be laid out similarly as a gate matrix:

This example uses only NAND gates and an inverter, but clearly arbitrary gates including transmission gates could be laid out in this way. Both of these schemes have the advantage that they are amenable to automatic layout in a reasonable space.
**PLAs**

When several different functions of a set of input signals are required, a *programmable logic array* (PLA) may be useful.

Any boolean function can be reduced to disjunctive normal form - a sum (OR) of products (AND) of the inputs and their inverses. The product terms are referred to (somewhat confusingly) as *minterms*.

Using only n-type transistors, it is convenient to remember de Morgan’s laws when computing the minterms: \( X \cdot Y = \overline{X} + \overline{Y} \)

The exclusive NOR function can be thus written as:

\[
Q = \overline{A \cdot B} + \overline{A \cdot B} \\
= \overline{A + B} + \overline{A + B}
\]

This leads to the following nMOS layout:

Note how *distributed gates* are used in the pull-down circuitry of the minterms. The regular structure of the PLA again makes it amenable to automatic layout. This is particularly useful when several different functions are being computed that share minterms.

CMOS PLAs are similar and use p-FETs with their gates tied low as passive pull-ups. Alternatively, dynamic circuitry using a clock can be used.
Clocked logic

Data can be moved through sections of combinational logic under the control of a clock signal. It is convenient to use a two-phase non-overlapping clock:

\[ \varnothing_1 \quad \varnothing_2 \]

\( \varnothing_1 \) and \( \varnothing_2 \) can be generated on the chip from a single external clock:

The durations and separations of the high periods can be controlled by introducing delay into the feedback loops.

Shift register

A shift register can be made by connecting a sequence of inverters together using pass transistors switched on alternate clock phases:

\[ \varnothing_1 \quad \varnothing_2 \quad \varnothing_1 \]

This can be extended in parallel to shift words rather than bits:

The clock signal can be combined with a control signal to give different modes of operation. For example, the shift register could rotate the bits in a word:
Notice that the SH signal has to be held throughout the Ø2 phase and only changed during Ø1.

**Pseudo-static register**

A clocked latch can be made by storing a bit as charge on the input of an inverter, and refreshing it every so often:

If LD is high during Ø1, new data is loaded in to the latch. If LD is low then the old data is retained. The feedback loop is broken by both phases of the clock. The result is rather like a master-slave flip-flop.

This is an example of *dynamic logic* and imposes a lower limit on the clock frequency. Charge can be expected to persist on the signal tracks for a thousandth of a second or so, depending on their capacitance. The clock rate must, therefore, exceed 1 kHz and should be considerably higher for safety. Note that this is a *minimum* clock speed.

**Stack**

Consider the design of a hardware stack for, say, \( w \) words, each containing \( b \) bits. When designing the layout of a circuit like this, it is important to consider the composition of repeated elements. The layout for a single bit can be repeated in a grid with \( b \) rows representing different bit positions in each word and \( w \) columns representing different words in the stack.

A stack has three operations: *Push*, *Pop* and *Hold*. Four control signals SHR, TRR, SHL and TRL can be generated from these as follows:

\[
\begin{align*}
\text{TRL} & \leftarrow \varnothing_1\cdot\text{Hold} \\
\text{TRR} & \leftarrow \varnothing_2\cdot\text{Hold} \\
\text{SHR} & \leftarrow \varnothing_1\cdot\text{Push} \\
\text{SHL} & \leftarrow \varnothing_2\cdot\text{Pop}
\end{align*}
\]

Or, put differently:
and these used to control the flow of data. Note that data can only be pushed into the stack during Ø1 and only popped out during Ø2. The second table emphasises the clock phases appropriate for different operation. The control signals should only change when both clocks are low.

A single bit store can now be constructed thus:

![Diagram of a single bit store]

where the grey parts represent adjacent bit stores in a regular array.

The individual stack element can be laid out as follows:

![Diagram of an individual stack element]

which allows adjacent elements to be connected simply by abutting them, sharing the ground lines.

**Pre-charging**

With nMOS, the depletion pull-ups have to be 4 or 8 times weaker than the pull-down transistors to give the correct ratio in the potential divider. With CMOS, the p-type pull-ups are 2½ times less conductive than the n-type pull-downs. In both cases, this makes switching to one slower than switching to zero.

One solution is to **pre-charge** the output of a gate during one clock phase and then discharge it selectively through a pull-down network during a second phase.
This is useful when the output lines have large capacitance, but care must be taken only to read the output after it has been discharged. In particular, this means that two such logic blocks cannot be concatenated – when $\Phi_2$ goes high the output may change as the pull-down is activated; however the transient high output may have discharged the output of the next stage in the mean time. This is known as an *internal race*.

Pre-charging is particularly useful with CMOS where it dispenses with the need for a fully complementary pull-up circuit. A similar design can be used:

where the output is pre-charged when $\Phi = 0$ and evaluated when $\Phi = 1$. The same restriction on concatenation applies.

One solution to this involved the use of a four phase clock. Given four abutting or slightly overlapping clocks:
form derived signals such as
\[ \Omega_{12} \leftarrow \Omega_1 + \Omega_2 \]

Then a circuit such as:

works as follows:
- Phase 1 – Pre-charge \( P \), hold existing \( Q \).
- Phase 2 – Continue to pre-charge \( P \), pre-charge \( Q \).
- Phase 3 – Evaluate \( P \), pass output to \( Q \).
- Phase 4 – Continue to evaluate \( P \), hold new \( Q \).

We can call this a type 3 gate (because it samples its inputs during phase 3), and note that its outputs are held stable during the whole of phases 4 and 1. It is therefore possible to drive type 4 and type 1 gates safely from a type 3 gate. In fact, there is a general set of rules for the composition of the different types of block:
- Type 1 can drive types 2 and 3;
- Type 2 can drive types 3 and 4;
- Type 3 can drive types 4 and 1; and
- Type 4 can drive types 1 and 2.

This makes the scheme suitable for pipelined designs.

It is, however, rather complicated to implement and there are alternative schemes. One is *Domino logic:*
This works by pre-charging when $\emptyset = 0$, at which the output goes low. On $\emptyset = 1$, the pull-down network is evaluated and the output may rise from 0 to 1. Since only a rising edge is possible, there can not be a spurious discharge of the next stage.

The gate can even be made to hold its output by adding the weak feedback inverter shown in grey. This circuit is effectively a latch where the clock, $\emptyset$, can be considered as a clear signal and the logic in the pull-down as a set circuit. If it is known that the set and clear conditions are mutually exclusive, the control transistor below the pull-down circuit can be omitted. This leads to operation through pulses rather than conventional clocks. Indeed, the latch can be made self-resetting so that appropriate pulses on the A and B inputs give rise to a pulse on the output.

However, the logic is limited to non-inverting structures, and extra buffers are required. There can also be charge-sharing and race problems. A solution to this is NORA (no race) logic:

There are two types of logic block using n-type and p-type evaluation circuits. On $\emptyset = 0$, the n-type block pre-charges its output high and the p-type block pre-charges its output low. On $\emptyset = 1$, both blocks evaluate.

There is a simple rule of composition: p-type blocks drive n-type blocks and n-type blocks drive p-type blocks. However, either type of block may be connected to one of the same class via an inverter, effectively using a Domino circuit. There is a performance penalty in using relatively slow p-type pull-up networks.

**Clocking PLAs**

The operation of a circuit can be controlled by a finite state machine made from a state register and a PLA. The PLA processes the current state and any input signals (often condition codes
arising from the previous operation) to give the new state and any output signals (often controls to other parts of the circuit).

It is convenient to latch the input signals on one clock phase and the output signals on a second, with the clock period being sufficiently long to compute the outputs in the PLA.

CMOS PLAs can be made either by using static pull-ups in the form of p-type transistors with their gates wired low or by pre-charging the outputs and using something akin to Domino logic.
Memory design

Memories are usually constructed as two dimensional arrays of bits. Thus a memory containing $2^w$ words each of $2^b$ bits will be configured as $2^w$ rows by $2^b$ columns. $w$ address bits will be decoded to give the row and either the whole word will be output or multiplexor used to select a single bit using a further $b$ address bits.

---

Read-only memory

A read-only memory (ROM) is like a PLA with all the possible minterms being calculated. The individual memory cells can be very compact; here is a 4 x 4 fragment of the memory array:

Diffusion tabs are run under the polysilicon word lines wherever a 0 is to be stored, other bit positions read as 1. The 4 words stored here will read as 4, 6, 3 and 7.

Programmable read-only memories (PROMs) allow the diffusion tabs to be switched in electrically. Erasable PROMs allow this switching to be reversed, either by exposure to ultra-violet light (EPROMs) or under digital control (electrically erasable PROMs or EEPROMs).

---

Static read/write memory

The simplest form of writeable memory (RAM) is static memory. A bit is stored in a pair of cross-coupled invertors, with separate circuits to control the reading and writing of the data.
The memory has two independent ports for reading; both selection lines are opened for writing. Six transistors are required to store each bit, plus some overhead for the control circuitry.

**Dynamic RAM**

Fewer transistors are needed if the bit is stored as charge on the gate of a FET.

The three-transistor memory cell operates as follows:

- Write by putting data on **Data** and strobing **Write**
- Read by pre-charging **Data** and strobing **Read**; the value obtained has to be inverted.
- Refresh by reading and re-writing at least every millisecond or so.

Less circuitry is required for each individual bit at the expense of more sophisticated control circuits.

This is taken to an extreme with a one-transistor memory cell:
The bit is stored as charge under the grounded gate of a second transistor. Again, refreshing is required and reading requires the use of subtle analogue sense amplifiers. The tessellated layout is, however, very compact:

Really dense memory circuits use specialised processes not available for normal digital logic.
System design

A simple processor includes three principal elements:
- a register file for fast memory
- an arithmetic and logical unit for calculations, and
- control logic in PLA

VLSI structures for the first and last of these have already been presented. This section discusses VLSI structures for ALUs.

Arithmetic and logical unit

The ALU may contain units such as
- a barrel shifter
- a number of function calculators, and
- a carry chain.

These are often arranged as bit slices which are repeated to give the desired word size.

Barrel shifter¹

For example, a 4 bit barrel shifter concatenates two input words B₀...B₃ and A₀...A₃, shifts them a given number of places and emits the bottom 4 bits Z₀..Z₃.

¹ See Mead & Conway, §5.8, p160.
If the size of the shift is encoded in unary on a set of control signals $S_0..S_3$, it can be laid out quite compactly using pass transistor logic:

A and B would probably be drawn from a dual-ported register file; if they read the same register then this unit could be used for arbitrary circular shifts. The shift unit is also a convenient place to introduce a constant into the ALU using the alternative A from above or B from below.

**Carry chain**

Within the ALU, there are several approaches to handling carry:

- ripple carry,
- *Manchester* carry chain,
- carry skip,
- carry select, or
- full carry look-ahead.

The Manchester carry chain fits well with a bit-slice approach using a two phase clock. Consider a full adder with inputs $A$, $B$ and $C_{in}$ and outputs $Q$ (for the sum) and $C_{out}$. It is
convenient to calculate control signals $K$ (for *kill* when $C_{\text{out}}$ is 0) and $P$ (for *propagate* when $C_{\text{out}}$ is the same as $C_{\text{in}}$); otherwise $C_{\text{out}}$ will be pre-charged to 1.

The functions are as follows:

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>$C_{\text{in}}$</th>
<th>Q</th>
<th>$C_{\text{out}}$</th>
<th>K</th>
<th>P</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Observe that $K$ and $P$ can be calculated as soon as $A$ and $B$ are known, without waiting for $C_{\text{in}}$:

\[
K = \overline{(A + B)} \\
P = A \oplus B
\]

then

\[
Q = C_{\text{in}} \oplus P = \overline{(C_{\text{in}} \oplus \overline{P})}
\]

The resulting circuit is as follows:\(^2\):

The circuit is precharged, also latching the $A$ and $B$ inputs, when $\emptyset=1$ and evaluated when $\emptyset=0$.

This adder could be made to perform a number of different operations by introducing general functions for the carry kill, carry propagate and result calculations. For example,

\[
A - B = A + \overline{B} + 1
\]

---

\(^2\) See Mead & Conway, §5.12, p174.
Function generators

A four into one multiplexer built in pass transistors can be used as a general red-green function generator:

\[
\begin{array}{ccccc}
\text{Operation} & \sim K & \sim P & R & C_0 \\
A & 15 & 12 & 12 & 0 & \text{Just A} \\
A \& B & 15 & 8 & 12 & 0 & \text{Bit-wise AND} \\
A \mid B & 15 & 14 & 12 & 0 & \text{Bit-wise OR} \\
A \oplus B & 15 & 6 & 12 & 0 & \text{Bit-wise exclusive OR} \\
A + B & 14 & 9 & 9 & ? & \text{Add with carry-in} \\
A - B & 13 & 6 & 9 & 1 & \text{Subtract} \\
B - A & 11 & 6 & 9 & 1 & \text{Reverse subtract}
\end{array}
\]

The four values \(f(1, 1), f(1, 0), f(0, 1), f(0, 0)\) are fed in at the bottom and \(f(A,B)\) is output. Thus 13 bits (4 each for 3 function units and carry in to the bottom stage) determine the ALU operation.

Here are some possible control values:

The ARM processor uses direct combinational logic:\(^3\)

---

\(^3\) See Furber, Chapter 4, p293.
The six control wires now determine the function:

<table>
<thead>
<tr>
<th>Operation</th>
<th>( f_5 )</th>
<th>( f_4 )</th>
<th>( f_3 )</th>
<th>( f_2 )</th>
<th>( f_1 )</th>
<th>( f_0 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>A &amp; B</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>A</td>
<td>B</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>A ⊕ B</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>A + B</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>A – B</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>B – A</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

### Fast carry

For larger word sizes, other techniques such as carry look-ahead carry select and carry skip give better performance. Recall the equations for a full adder:

\[
\text{Sum} = A \oplus B \oplus C_{in} \\
\text{and} \\
C_{out} = A.B + A.C_{in} + B.C_{in} \\
= A.B + (A + B).C_{in} \\
= G + P.C_{in}
\]

where \( G \) and \( P \) are generate and propagate signals defined as:

\[
G = A.B \\
\text{and} \\
P = A + B
\]

In general, for stage \( i \) of an \( n \)-bit adder:

\[
C_{i+1} = G_i + P_i.C_i
\]

where

\[
G_i = A_i.B_i \\
\text{and} \\
P_i = A_i + B_i
\]

---

\(^4\) See *Computer Arithmetic* by David Goldberg. This appears as Appendix H of *Computer architecture – a quantitative approach* by John Hennessy and David Patterson, and is available on-line at http://www.mkp.com/CA3/. Section H.9 is particularly relevant.
Several stages can then be grouped together:

\[
C_{i+1} = G_i + P_i.G_i + P_i.P_i - 1.G_i - 2 + P_i.P_i - 1.P_i - 2.G_i - 3 = G_{i+3} + P_{i+3}.C_{i+3}
\]

where

\[
G_{i+3} = G_i + P_i.G_i + P_i.P_i - 1.G_i - 2 + P_i.P_i - 1.P_i - 2.G_i - 3
\]

\[
P_{i+3} = P_i.P_i - 1.P_i - 2.P_i - 3
\]

Moreover:

\[
\]

\[
P_{i+15} = P_i.P_i - 1.P_i - 7.P_i - 11.P_i - 15
\]

Carry look-ahead implements these equations as a tree structure of identical circuits:

Carry look-ahead implements these equations as a tree structure of identical circuits:

Carry select divides the \( n \)-bit word up into blocks of, say, 4 bits. Two adders are used for each block, one assuming a carry-in of 0 and the other a carry-in of 1. The actual carry-in is then used to select between the outputs of the two adders, including selecting the carry-out which is rippled on to the selector for the next block.

Carry skip exploits the observation that the propagate signals are much easier to compute than generate, allowing fast carry propagation alongside blocks of bits producing the generated carry signals more slowly. The system is particularly well suited to dynamic logic.
Suppose the adder consists of \( b \) blocks of \( k \) bits. If the delay through a step of combinational logic (consisting of negation, product and sum) is \( \tau \), the delay for ripple carry out of lowest block is \( k \tau \), that for carry through \((b - 2)\) middle blocks is \((b - 2) \tau \), and for the most significant bit of sum is further \( k \tau \). So the delay to sum is \((2k + b - 2) \tau \) and delay to carry out is \((k + b - 1) \tau \). Assuming \( k > 1 \), the sum is the critical delay. \( T = (2k + b - 2) \tau = (2k + n/k - 2) \tau \) which is minimized when \( k \approx \sqrt{n/2} \).

The system can be further optimised by having blocks of different sizes – short at the beginning of the word to ensure rapid generation of carry in the low order bits, longer in the middle to take advantage of the rapid propagation through the skip logic, and then short again at the end to ensure rapid assimilation of carry into the sum. To a first approximation the blocks should be \( 1 \ 2 \ 3 \ 4 \ 5 \ldots \ 5 \ 4 \ 3 \ 2 \ 1 \) long. This reduces the worst case carry propagation delays.

Performance can be summarised as follows:

<table>
<thead>
<tr>
<th></th>
<th>Time</th>
<th>Space</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ripple</td>
<td>( O(n) )</td>
<td>( O(n) )</td>
</tr>
<tr>
<td>Manchester</td>
<td>( O(n) )</td>
<td>( O(n) )</td>
</tr>
<tr>
<td>Carry look-ahead</td>
<td>( O(\log n) )</td>
<td>( O(n) )</td>
</tr>
<tr>
<td>Carry select</td>
<td>( O(\sqrt{n}) )</td>
<td>( O(n) )</td>
</tr>
<tr>
<td>Carry skip</td>
<td>( O(\sqrt{n}) )</td>
<td>( O(n) )</td>
</tr>
</tbody>
</table>

*Carry save* is used in multipliers and retains the carries arising from partial sums to be included in the next addition. The sum is shifted right by one place after adding the operand into the accumulator.
Detailed layout and fabrication

Having designed the stick diagram for a circuit, the next problem is to translate it into actual layout. This involves:

- shuffling tracks around to overlap each other where possible (running metal over the top of gates and so on)
- fixing widths for the tracks in the various materials, taking account of factors such as capacitance, resistance and current carrying ability
- deciding on sizes for transistor
  - the ratio of the channel length to width determines the resistance of the transistor when turned on
  - the ratio of the resistance of the pull-up and pull-down circuits in an nMOS gate determines its sensitivity

resulting in a set of areas in which the different materials are to be made (or fabricated).

Sizing nMOS gates

In nMOS, the ratio of the pull-up and pull-down resistances should be 4:1 for ordinary gates and 8:1 for gates driven by pass transistor logic.

An 8:1 gate could be made in several ways:

- an 8:1 pull-up and a 1:1 pull-down (low power)
- a 4:1 pull-up and a 1:2 pull-down (small)
- a 1:1 pull-up and a 1:8 pull-down (fast)

Fabrication

Fabrication involves the transfer of the layout to wafers of crystalline silicon. This involves several stages of chemical processing.

Photographic plates called masks are made from each layer of material by photographic means or by writing with a steered electron beam (the latter being more common for finely detailed masks).

These are used to control each processing steps as follows:

- Coat the wafer with a photographic emulsion known as a resist.
- Expose this selectively to ultra-violet light using the mask.
- Develop the resist and remove the exposed material (or the unexposed material, depending on its polarity)
- Process the wafer with some chemical implantation – only the areas not protected by the resist will be affected.
- Strip the remaining resist.

In practice, many of the processes are applied to the whole wafer and then selectively removed using a mask and resist. Wafers can be exposed directly using a electron beams, without using masks as an intermediate stage.

**NMOS processing**

Consider the manufacture of an nMOS inverter. Given the layout (in plan view):

Processing involves the following steps (with cross sections through the chip being shown):

- Dope the crystalline silicon wafer to make a p-type substrate.
- Grow a (relatively) thick layer of silicon dioxide over the whole wafer
- Remove this in the source, drain and channel regions (using the green mask).
- Implant ions for depletion mode transistors (using the yellow mask).
- Regrow a thin layer of silicon dioxide over the whole wafer.
- Remove this for buried contacts between polysilicon and diffusion (using a mask derived from the black outlines).
- Make the polysilicon (using the red mask).
- Remove a thin layer of silicon dioxide from the whole wafer – the polysilicon will preserve it in the gate regions.
- Diffuse n-type material over the whole wafer – this only affects the source and drain regions, and aligns automatically with the polysilicon gate regions.

The *self-alignment* achieved by using the polysilicon as a template to control the removal of thin oxide and the implanting of the diffusion is an important feature of the process.

- Cover with a thick layer of silicon dioxide insulator.
- Cut contacts through the insulator (using a mask derived from solid black squares).
- Cover with aluminium.
- Etch away unwanted metal (using the inverse of the blue mask).

- Cover with a protective layer of silicon dioxide.
- Cut holes for bonding leads.
- As the diagrams suggest, the surface of the wafer becomes very uneven during processing and additional steps are taken to level, or *planarise*, it.
**CMOS processing**

CMOS processing is similar to nMOS processing, but required two different types of diffusion in two separate regions.

This can be achieved in a number of ways:

- Bulk p-well - p-type transistors are built directly on an n-type substrate and n-type transistors are made in deep p-type wells.
- Bulk n-well type transistors are built directly on a p-type substrate and p-type transistors are made in deep n-type wells. (This is widely used, being compatible with nMOS.)
- Twin tub-separate wells are made for each type of transistor
- Silicon on insulator (usually sapphire for SOS)
  - grow crystalline silicon on a sapphire substrate,
  - remove it except in gate regions,
  - make gates as usual.

There are also exotic experimental techniques such as laser annealing of raw silicon.

Modern processes also provide several (five or more) layers of metal connection.

The main problem with CMOS fabrication, apart from the increased complexity caused by using more masks, is the formation of parasitic bipolar transistors between the wells.

If there is a spike on a voltage rail, these can form a feed-back amplifier and *latch-up*, destroying the chip. The solution is to ensure that there are low resistance, or *ohmic*, contacts between p-type regions and ground and n-type regions and Vdd.

An alternative approach is to use an insulating substrate such as undoped silicon or sapphire.

**Keeping it clean**

Wafer processing has to performed in extremely clean surrounding.

- A human hair is about 50 µ (1 µ = 1 micron = 10⁻⁶ m = 10⁴ Å) in diameter.
- A dust particle 10 µ in diameter is about as small as is visible by the human eye and floats in the air.
- A transistor channel may be as little as 90 nm long.
DNA is about 2nm = 0.002µ wide.
Atoms are about 0.1 to 0.4 nm in diameter.

One measure of cleanliness is the number of 10µ particles in a cubic meter of air.
- Ordinary rooms have about $10^7$
- Hospital operating theatres have about $10^5$
- Fabrication lines have less than $10^3$
- Mask making areas have less than 10.

Blinking scatters several thousand 10µ particles from the eyelashes into the air.

**Design rules**

There are limitations to the precision with which individual processing steps can be performed and with which separate processes can be aligned. This gives rise to a number of design rules specifying the minimum sizes of features and the separations and overlaps that must be established. Each process has an individual set of design rules, usually specified as dimensions in microns.

Mead and Conway reduced these complex rules to a relatively simple set of rules expressed in terms of a normalised scaling factor $\lambda$ (lambda rather than µ for micron). $\lambda$ represents the maximum amount by which any single mask may be displaced; if two masks are displaced by $\lambda$ in opposite directions, the chip will just work, but performance will be marginal.

The Mead and Conway rules for tracks in the three nMOS conducting layers are:

- Minimum polysilicon width $2\lambda$
- Minimum polysilicon separation $2\lambda$
- Minimum diffusion width $2\lambda$
- Minimum diffusion separation $3\lambda$
- Minimum polysilicon separation from diffusion $1\lambda$
- Minimum metal width $3\lambda$
- Minimum metal separation $3\lambda$
- Minimum polysilicon separation from metal $1\lambda$ (where possible).

The rules for nMOS transistors are:
Minimum transistor size $2\lambda$ square (essentially because of minimum track widths for diffusion and polysilicon).

- Polysilicon must continue past transistor for at least $2\lambda$.
- Diffusion must continue around transistor for at least $2\lambda$.
- Implant must extend for $2\lambda$ around a depletion transistor.
- Minimum separation between implant and enhancement transistor $2\lambda$.

The rules for contacts between the nMOS layers are:

- Minimum contact size $2\lambda$ square.
- Both materials must extend for $1\lambda$ around the contact.
- Minimum separation between contacts $2\lambda$.
- Minimum separation between contact and transistor $2\lambda$.
- Thin oxide removal must extend for $1\lambda$ around a buried contact and for $2\lambda$ along conduction diffusion.

Rules for CMOS are analogous, if somewhat more complicated.

Processes are usually described by the size of the smallest transistor, which will be $2\lambda$ square. 0.13µ CMOS is now (2004) common and 90nm (0.09µ) processes are appearing.

**Performance considerations**

The resistance and capacities of the different materials will affect speed. The following are rough figures:

- Metal – about $0.1 \, \Omega/\square$ and $0.3 \times 10^{-4} \, pF/\mu^2$ ($pF = 10^{-12} \, \text{Farad}$)
- Polysilicon – about $50 \, \Omegam/\square$ and $0.4 \times 10^{-4} \, pF/\mu^2$
- Diffusion – about $10 \, \Omegam/\square$ and $1 \times 10^{-4} \, pF/\mu^2$. There is also *edge-wall capacitance* related to the perimeter of the diffusion area.
- Gate polysilicon – about $4 \times 10^{-4}$ pF/$\mu$.
- Conducting channel – about $10^4$ $\Omega/\square$

Note how the sheet resistance of material is measured in $\Omega/\square$ (read as Ohms per square). The current through power and ground lines must also be considered – the metal migrates under the influence of excessive currents.

- 1$\mu$ thick metal can carry about 1mA for every micron of width.
- A 4:1/1:1 inverter draws about 0.1 mA and a 3:1/1:3 inverter about 0.15 mA.
- As a general rule, about half the gates will be conducting at any time.

**Driving capacitive loads**

Long tracks with a large fan-out (for example, clock signals) have to be driven carefully if reasonably sharp transitions are to be achieved. This can be implemented by using chains of invertors graduated in size or by using analogue buffer circuitry.

Consider a chain of invertors, each $f$ times the size of its predecessor; that is, each transistor has minimal length, but the width increases by a factor of $f$ in each successive stage:

If the gates of the transistors of the first inverter offer a capacitive load $C_g$, then those in the second one offer a load $f.C_g$, the third $f^2.C_g$ and so on. A chain of $n$ such invertors can drive a final load $C_L = f^n.C_g$. So $n = \log_f \left( \frac{C_L}{C_g} \right) = \ln \left( \frac{C_L}{C_g} \right) / \ln f$.

If the time taken to charge or discharge the output of a gate is $t$, then the delay through each of these invertors will be $f.t$ and the total delay will be $T = n.f.t = [f / \ln f] \cdot t \cdot \ln \left( \frac{C_L}{C_g} \right)$.

For any given load, the delay will be minimised when $f = e$ (the base of natural logarithms).

Large invertors require special designs for large transistors. Here are finger, button and waffle designs:
Logical effort

Designing fast circuits for CMOS is complicated. *Logical effort* is a simple a widely applicable method for estimating the delays resulting from factors such as gate sizes, capacitance and layout topology, and in choosing an efficient number of stages in cascaded logic.

Delay in a CMOS circuit is determined by the RC product of the resistance through the conducting channels of the pull-up or pull-down transistors and the capacitance of the gates of transistors driven by the logic, plus any parasitic capacitance in the logic itself and any capacitance in the wiring interconnect.

It is convenient to factor out effects of the particular process and feature size by scaling all delays relative to the delay of one minimal inverter driving another one with no parasitic capacitance. Call this delay $\tau$, so the absolute delay:

$$d_{abs} = d \tau$$

where $d$ is a unitless delay. On a 0.18$\mu$m process, $\tau$ is in the range of 15-25ps.

It is also convenient to adjust the widths of the p-channel and n-channel transistors so that the resistance in the pull-up and pull-down networks are equal. If the resistance of a conducting p-channel is $\gamma$ times the resistance of an n-channel, an inverter will need a pFET that is $\gamma$ times wider than the nFET, assuming that the transistors have minimal length. A 2-input NAND gate requires pFETs that are $\gamma$ wide in parallel and nFETs that are 2 wide in series, so that the net pull-up and pull-down resistances are equal. A NOR gate requires pFETs that are 2$\gamma$ wide in series and minimal nFETs in parallel. $\gamma$ is often approximated by a value of 2.

The unitless delay, $d$, is the sum of an effort delay and a parasitic delay:

$$d = f + p$$

The effort delay, $f$, is the product of the logical effort, which depends on the logic function and its implementation, and the electrical effort, which depends on the load that is being driven:

$$f = g h$$

The logical effort, $g$, expresses the logic’s ability to deliver current. It is the ratio of its RC product to that of a minimal inverter, where the capacitance being measured is that of a typical input to the logic. The electrical effort, $h$, expresses the load being driven as a ratio of the capacitance of the logic being driven to that of an input. The parasitic delay, $p$, is proportional to the sum of the widths of transistors connected to the output of the logic. A minimal inverter presents a width of $(\gamma + 1)$ and its parasitic delay is expressed as $p_{inv}$. $p_{inv}$ is approximately 1.

Here are a few typical values:

<table>
<thead>
<tr>
<th>Gate type</th>
<th>Logical effort</th>
<th>Parasitic delay</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invertor</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2-input NAND</td>
<td>$(\gamma+2)/(\gamma+1)$</td>
<td>2</td>
</tr>
<tr>
<td>$n$-input NAND</td>
<td>$(\gamma+n)/(\gamma+1)$</td>
<td>$n$</td>
</tr>
<tr>
<td>2-input NOR</td>
<td>$(2\gamma+1)/(\gamma+1)$</td>
<td>2</td>
</tr>
<tr>
<td>$n$-input NOR</td>
<td>$(n\gamma+1)/(\gamma+1)$</td>
<td>$n$</td>
</tr>
<tr>
<td>2-input XOR</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>$n$-input XOR</td>
<td>$n2^{n-1}$</td>
<td>$n2^{n-1}$</td>
</tr>
</tbody>
</table>

(For the XOR gate, each input is a bundle consisting of a signal and its inverse.)
**Cascading logic**

Several stages of logic may be cascaded to effect a function. Logical effort can be used to analyse how the delay should be balanced between stages.

The logical effort along an $N$-stage path compounds the logical efforts of the gates along the path by multiplication:

$$ G = \prod g_i $$

The electrical effort of the path, $H$, is just the ratio of the output capacitance of the path as a whole to its input capacitance. Further effort is consumed within the logic network because of fan-out. The branching effort at each stage is the ratio of the total output capacitance to the capacitance that is on the path being analysed:

$$ b = \frac{C_{total}}{C_{useful}} $$

The total branching effort of the path is the product of the branching effort at each stage:

$$ B = \Pi b_i $$

The path effort is the product of the different efforts:

$$ F = GBH = \Pi f_i $$

The total delay is the sum of the effort delay:

$$ D_F = \Sigma f_i $$

and the parasitic delay:

$$ P = \Sigma p_i $$

This total is minimised when the effort is spread equally between the stages:

$$ f_i = \hat{f} = \sqrt[\hat{n}]{F} $$

**Example**

Compare three different ways of implementing the AND operation for eight inputs:

- A single 8-input NAND gate followed by an inverter
- A pair of 4-input NAND gates whose outputs are combined by a 2-input NOR gate
- A tree consisting of four 2-input NAND gates, whose outputs drive two 2-input NOR gates, driving a 2-input NAND gate, driving an inverter.

The logical efforts of the three designs are 10/3, 10/3 and 80/27 respectively, and the parasitic delays are 9, 6 and 7. If the electrical effort of the whole circuit is 1, the second solution is fastest, but the last solution is better for higher loads.

**Path length**

Consider again a chain of invertors driving a large load. The total delay is:

$$ D = D_F + P $$

which is minimised when effort is equally spread, so:

$$ \hat{D} = N\hat{f} + Np_{inv} = N\rho^{1/N} + Np_{inv} $$

Differentiating with respect to $N$ and setting the result to zero gives the following equation for $F^{1/N}$ to minimise delay:

$$ \rho(1 - \ln \rho) + p_{inv} = 0 $$

Ignoring the parasitic delay, $p_{inv}$, gives the solution $\rho = e$ that was derived above. The correct solution is $\rho \approx 3.6$. However, the actual number of stages must be an integer and may be further constrained to be odd or even depending on whether or not inversion is required. The actual solution has to be found by examining the cases for different numbers of stages specifically.

**Dynamic logic**

Pre-charging the output of dynamic logic is not critical, so the pull-up transistor can have a width of $\gamma/2$. An $n$-input NAND gate will have $n+1$ transistors in the pull-down stack, so each should have a width of $n+1$. So each input has a logical effort of $(n+1)/3$. 

Michaelmas 2004

45
An $n$-input NOR gate will also have a $\gamma/2$ pull-up transistor for pre-charging. The evaluation transistor and all the other transistors in the pull-down stack should have a width of 2. So each input has a logical effort of $2/3$.

Two other effects come into play with dynamic logic. Dynamic gates start switching when an input rises to $V_t$ rather than $V_{dd}/2$. The resistance of a long stack of nFETs is actually lower than the simple sum of the individual resistances because of an effect known as velocity saturation. The net effect is that dynamic gates are even faster than the logical effort analysis suggests.

**Pseudo nMOS logic**

Pseudo nMOS uses a pFET with its gate tied low as a passive pull-up. The ratio of the pull-up resistance to the pull-down resistance must be $4:1$, but the pull-down network must be sized to dissipate the current from the pull-up and still sink the same current as a static inverter.

Consider a pseudo nMOS inverter with a pull-up transistor of width $u$ and a pull-down transistor of width $d$. The ratio of the resistances is $\frac{u}{d} = 4$, so $\frac{u}{d} = \frac{\gamma}{4}$. The pull-down transistor has to have a resistance equivalent to a $\gamma/4$ resistor and a unit resistor in parallel, the first to dissipate the current from the pull-up and the second to drive the output. So $d = 4/3$, and hence $u = \gamma/3$.

The logical effort is thus $\frac{4}{\gamma + 1}$, or roughly $4/9$. However, this is only correct for a falling output. A rising output is being driven through a pull-up with a third of the standard width, and so with three times the standard resistance. This corresponds to three times the logical effort, or roughly $4/3$. The overall logical effort of the inverter is just the average of the figures for rising and falling outputs, or roughly $8/9$.

An $n$-input NAND gate will have a pull-up transistor with width $\gamma/3$ and $n$ pull-down transistors in series, all with width $4n/3$. The falling logical effort is roughly $4n/9$ and the rising effort $4n/3$, giving an average of $8n/9$.

An $n$-input NOR gate will have a pull-up transistor with width $\gamma/3$ and $n$ pull-down transistors in series, all with width $4/3$, so the logical effort is the same as an inverter, or roughly $8/9$.

**Interconnect**

Wire delays are becoming increasingly significant with smaller feature sizes. On a 0.18$\mu$m process, a 1mm long wire presents a load similar to several hundred invertors.

**Fundamental limitations**

It is worth asking what happens as technology advances and processing can be carried out more accurately.

The constant field model of MOS scaling applies a dimensionless factor $\alpha$ to manufacturing dimensions (length, width and thickness), voltages and processing concentrations, so that the electric field and the channel thickness remains unchanged. For example, with $\alpha = 2$, all dimensions would be halved.

Constant voltage is an alternative model in which only the manufacturing dimensions are scaled, leaving voltages unchanged, so the channel thickness increases by a factor $\alpha$.

The effects can be summarised as follows:
Under the constant field model, speed is increased by $\alpha$, density by $\alpha^2$ while keeping power density constant. However, the increasing current density in wires requires the use of copper interconnect rather than aluminium. With constant voltage, speed and density are increased by $\alpha^2$ but power density goes up by $\alpha^3$.

The approximations are plausible down to 0.1 micron geometries, when further effects (tunnelling, leakage, edge wall capacitance, metal migration, wire delay…) come into play.

Visible light has a wavelength of about $\frac{1}{2}$ micron, so direct electron beam lithography has to replace masks for small devices and dry etching and ion implantation are used instead of chemical processing.

Power dissipation is a very important consideration with chips:

- 1 W/cm² can be dissipated from a plastic package.
- 2-4 W/cm² required a heat sink.
- More than 8 W/cm² required forced cooling.

Most circuitry speeds up if it is cooled down, so immersing the entire system in a cooling bath has additional advantages.

**Yield**

The yield of a fabrication process is the proportion of manufactured chips that work. It is affected by the size of each individual die, the quality of the materials and processing employed and the complexity of the process. As a rough approximation, yield varies with the die size, $A$, and the defect density, $D$, as follows:

$$Yield = k e^{-A D}$$

The following table gives an idea of the figures involved:

<table>
<thead>
<tr>
<th>Year</th>
<th>Defect density</th>
<th>Die size</th>
<th>Yield</th>
<th># dice per 6” wafer</th>
<th># good</th>
</tr>
</thead>
<tbody>
<tr>
<td>1984</td>
<td>1.83 defects/cm²</td>
<td>1 mm × 1 mm</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Unfortunately, semiconductor manufacturers are very cautious about releasing current yield figures, but one admits to having produced an 8” wafer that was free from defects. This suggests that defect densities are now (2001) below 0.03/cm² and that yields will be above 95% even for quite large chips.

**Other technologies**

As the physical limits of silicon semiconductor technology are reached, other materials and processes become interesting.

BiCMOS chips mix bipolar and CMOS circuits on a single die. The bipolar circuits are used where power or speed is required and the CMOS circuits for regular VLSI structures and non-critical digital parts.

Gallium arsenide (GaAs) is a promising contender (already widely used for analogue radio frequency circuits), having an electron mobility better by a factor of 6 than silicon. This gives particularly good speed/power performance. However, there are problems with fabrication, poor thermal conduction, release of arsenic and so on, which makes them expensive and low on yield.

The most promising design style for VLSI is directly coupled FET logic (DCFL) which looks rather like nMOS. The main drawbacks are the stringent processing requirements for the enhancement mode devices and a low noise threshold. Nevertheless, gate arrays are now available with 2000 gate equivalents and delays of the order of 100ps, dissipating 0.4 mW per gate.

Superconductors are potentially 10-20 times faster than conventional circuits, but the mechanical difficulties of refrigerating them mean that they are only used in exceptional circumstances.

Rather more speculative are technologies such as bipolar resonant tunnelling transistors using quantum effects, where electrons are treated as waves rather than particles. The active regions are of monatomic dimensions (0.01 – 0.02 microns) and the devices are 3 orders of magnitude faster than current semiconductors.

**Testing**

In the good old days it used to be possible to probe individual signal tracks on a chip using micrometer probes. As track widths have shrunk this becomes less tractable and inspection using scanning electron microscopes has become useful. An image can be synthesised using the voltage levels on the chip to provide contrast; thus digital and even analogue signal levels can be displayed on a picture of the chip. If the electron source is pulsed synchronously with the chip’s clock, the action of the chip can be slowed down stroboscopically.
**Self-timed circuits**

Early digital circuit designers explored various synchronization mechanisms. Global synchronization (clocked) proved to be faster and use fewer devices (valves/vacuum tubes) than local synchronization (self-timed) counterparts. Design is much simpler when time is quantised and internal state only changes at discrete intervals. Correct operation is ensured by making the clock period slower than the time that combinatorial logic takes to settle.

However, advances in technology are making this approach less satisfactory for a number of reasons:

- With deep submicron CMOS, wire delays are becoming more significant than logic delays. Consequently, global synchronization is becoming impractical due to clock skew problems.
- Distributing a fast clock consumes a lot of power and dynamic circuits consume power even when they are not performing useful calculations.
- The maximum clock speed is dictated by the worst case delay in combinational logic, which may only arise with pathological data values.
- Delays on long paths mean that circuits can not be composed and still work at the same clock speed.
- A safety margin on clock speed must be allowed to cater for variations in performance with fabrication, age, temperature and operating voltage.
- A strong clock signal will radiate harmonics that may give rise to electro-magnetic compatibility problems or pose a threat to security.

This is leading to a revival of research in self-timed design techniques that were largely laid to rest in the mid 1960s.

**Computing without clocks**

There are two principle approaches to self-timing: matched delays (local clocking via delay element) and completion detection (embedding control signals in with the data).

**Matched Delays**

Matched delays are usually generated via a combination of watching critical paths (e.g. carry propagation for an adder) and additional delay elements (e.g. extra inverters). This approach necessitates careful design and layout if the result is to be fast. Currently this means a good deal of hand placement.

**Completion Detection**

With deep submicron CMOS, wire delays are becoming more significant than logic delays. Consequently, global synchronization is becoming impractical due to clock skew problems.
Completion detection is a more “pure” form of self-timed circuit where a completion signal is encoded with the data. Local completion determination (local “timing”) is achieved by detecting (decoding) this completion signal.

**Delay models**

When considering the correctness of a circuit that does not use a global clock, it may be necessary to make assumptions about the implementation. Several different models for the delays in gates and on wires may be used:

- **Fundamental mode** circuits assume upper and lower bounds on gate and wire delays so that outputs settle between changes of the inputs. There will be a minimum delay within which a set of changes to input signals must have occurred and a maximum delay within which the outputs will have settled (before the next input change can occur). These assumptions underpin the correct operation of clocked storage devices such as D-type flip-flops made out of NOR gates.

- **Speed independent** circuits assume that all gate delays are finite (but unbounded) but with no wire delays. Clearly matched delays can not be used and completion detection is necessary.

- **Delay insensitive** circuits assume that both gate and wire delays are finite (but unbounded). This is the most general model but designs are very complicated, essentially only using invertors and C elements.

- **Quasi delay insensitive** circuits broaden the DI model to allow *isochronic forks*, separate paths carrying the same signal where the difference in delays on two paths is less than a gate delay.

- **Field forks** are a special arrangement in MOS where a signal can control a sequence of transistors by running polysilicon across their gates. It can then be assumed that the transistors will switch in the same sequence.

A reasonable compromise is to design SI blocks of logic, linked by DI interconnect.

**Encoding completion signals**

Validity can be indicated by using *dual-rail encoding*. Two wires are used to represent every logical bit:

<table>
<thead>
<tr>
<th>code $Q_1Q_0$</th>
<th>meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>clear</td>
</tr>
<tr>
<td>01</td>
<td>logical 0</td>
</tr>
<tr>
<td>10</td>
<td>logical 1</td>
</tr>
</tbody>
</table>

This complicates logic slightly. For example, a half adder in conventional, single-rail logic has the following truth table:

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>H</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>
So

\[ H = \neg A \cdot B + A \cdot \neg B \]
\[ C = A \cdot B \]

using 6 gates with a maximum delay of 3 gates.

In dual-rail this becomes:

\[
\begin{array}{cccccccc}
A_1 & A_0 & B_1 & B_0 & H_1 & H_0 & C_1 & C_0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\
0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\
0 & 1 & 0 & 0 & 0 & 0 & 0 & 1 \\
0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 \\
0 & 1 & 1 & 0 & 1 & 0 & 0 & 1 \\
1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
1 & 0 & 0 & 1 & 1 & 0 & 0 & 1 \\
1 & 0 & 1 & 0 & 0 & 1 & 1 & 0 \\
1 & 0 & 1 & 0 & 0 & 1 & 1 & 0 \\
\end{array}
\]

So:

\[ H_1 = A_0 \cdot B_1 + A_1 \cdot B_0 \]
\[ H_0 = A_0 \cdot B_0 + A_1 \cdot B_1 \]
\[ C_1 = A_1 \cdot B_1 \]
\[ C_0 = A_0 + B_0 \]

using 8 gates but with a maximum delay of 2 gates.

Note how inversion can be achieved in dual-rail logic simply by swapping wires over. Moreover, the fact that all signals start at 0 means that the outputs are guaranteed to be hazard free.

Two bits can be signalled on four wires using one-of-four encoding:

<table>
<thead>
<tr>
<th>code</th>
<th>meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>clear</td>
</tr>
<tr>
<td>0001</td>
<td>logical 0</td>
</tr>
<tr>
<td>0010</td>
<td>logical 1</td>
</tr>
<tr>
<td>0100</td>
<td>logical 2</td>
</tr>
<tr>
<td>1000</td>
<td>logical 3</td>
</tr>
</tbody>
</table>

This consumes less power. Conventional static logic averages \( \frac{1}{2} \) transition per bit transmitted. Dynamic logic pushes this up to an average of 1 transition per bit and dual rail to 2 transitions per bit, but one-of-four brings the average back down to 1 transition per bit.

**Completion Detection**

Completion detection may be achieved by ORing each pair of wires and then using a tree of Muller C-elements spanning all the signal wires (see next section).
Muller C-elements

The Muller C element is rather like an AND gate with hysteresis, or an AND gate for events. It can be considered as a majority gate with feed-back:

Alternatively it could be implemented in gates:

However, this gives rise worries about correct operation if the delay along the feed-back path is too great.

The following circuit is possible in direct CMOS:
The small inverter provides a weak feedback to retain state.

A generalised C-element only requires a subset of the signals to be at appropriate levels to switch its output:

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>Q</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>X</td>
<td>0</td>
<td>1</td>
<td>Q</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>X</td>
<td>Q</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>X</td>
<td>1</td>
</tr>
</tbody>
</table>

The previous CMOS circuit can be adapted as follows:

**Seitz’s weak conditions**

With larger blocks of logic having several inputs and outputs, a protocol is needed to ensure that the blocks can be composed safely. Charles Seitz proposed the following:

1. Some input becomes defined before any output becomes defined.
2. All inputs become defined before all outputs become defined.
3. All outputs become defined before any input becomes undefined.
4. Some input becomes undefined before any output becomes undefined.
5. All inputs become undefined before all outputs become undefined.
6. All outputs become undefined before any input becomes defined.

Conditions 1, 2, 4 and 5 are constraints on the logic, while conditions 3 and 6 are constraints on its environment. Given a conventional block of combinational logic, it can be made to conform to these constraints by wrapping it in an appropriate envelope:
**Event FIFO**

The circuit is depicted below. Events are transitions (both positive and negative) with the environment response indicated by the dotted inverter/wire.

![Event FIFO diagram](image)

This can be used to create self-timed *micro-pipelines* by interposing latches controlled by the events that store values on a data bus feeding through blocks of combinational logic:

![Self-timed Event FIFO diagram](image)

The latches are a form of double buffer, switched by transitions on the capture and pass signals. Each edge is significant, but there are only two states in the circuit because the transitions on capture and pass alternate strictly.
This is used in the Amulet, the asynchronous version of the ARM processor developed at the University of Manchester.

A more radical architecture is Sutherland’s Counterflow Pipeline Processor architecture.

**Signal Transition Graphs**

Signal Transition Graphs (STGs) are used to specify the ordering of positive and negative edges. This is actually a form of Petri Net but without the places. The STG for one stage of an event FIFO is depicted in the next figure. The dotted lines represent the response from the environment (effect of output to input changes) and solid lines represent internal response (effect of input to output changes).
Challenges for ECAD

- Synthesizing self-timed handshake circuits (good tools are becoming available).
- Constraining wiring delays and routing to ensure that control signals arrive in the desired order (current floor planning tools can help constrain placement and new deep submicron CMOS tools allow bounds on wire delays to be specified).
History

Some interesting dates and statistics:

<table>
<thead>
<tr>
<th>Date</th>
<th>Company/Device</th>
<th>Complexity</th>
<th>Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>1947</td>
<td>Bell Laboratories</td>
<td>Point contact transistor</td>
<td>25mm</td>
</tr>
<tr>
<td>1958</td>
<td>Texas Instruments</td>
<td>Integrated Circuit</td>
<td>2mm</td>
</tr>
<tr>
<td>1964</td>
<td>Fairchild</td>
<td>Operational amplifier</td>
<td>12 transistors</td>
</tr>
<tr>
<td>1967</td>
<td>Fairchild</td>
<td>Gate array</td>
<td>150 gates</td>
</tr>
<tr>
<td>1970</td>
<td>Fairchild</td>
<td>Static RAM</td>
<td>256 bits</td>
</tr>
<tr>
<td>1970</td>
<td>Intel</td>
<td>Dynamic RAM</td>
<td>1k bits</td>
</tr>
<tr>
<td>1971</td>
<td>Intel 4004</td>
<td>4-bit microprocessor</td>
<td>2,300 transistors</td>
</tr>
<tr>
<td>1972</td>
<td>Intel 8008</td>
<td>8-bit microprocessor</td>
<td>3,300 transistors</td>
</tr>
<tr>
<td>1974</td>
<td>Intel 8080</td>
<td>General microprocessor</td>
<td>4,500 transistors</td>
</tr>
<tr>
<td>1975</td>
<td>6502</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1976</td>
<td>Mostek</td>
<td>Dynamic RAM</td>
<td>16k bits</td>
</tr>
<tr>
<td>1977</td>
<td>IBM</td>
<td>Dynamic RAM</td>
<td>64k bits</td>
</tr>
<tr>
<td>1979</td>
<td>Motorola</td>
<td>16-bit microprocessor</td>
<td>68,000 transistors</td>
</tr>
<tr>
<td>1980</td>
<td>Xerox</td>
<td>Optical mouse</td>
<td></td>
</tr>
<tr>
<td>1981</td>
<td>Hewlett Packard</td>
<td>32-bit microprocessor</td>
<td>450,000 transistors</td>
</tr>
<tr>
<td>1981</td>
<td>Acorn</td>
<td>BBC computer</td>
<td></td>
</tr>
<tr>
<td>1985</td>
<td>Inmos</td>
<td>Transputer</td>
<td></td>
</tr>
<tr>
<td>1986</td>
<td>Acorn</td>
<td>32-bit RISC processor</td>
<td></td>
</tr>
<tr>
<td>1988</td>
<td>Intel 80386</td>
<td></td>
<td>855,000 transistors</td>
</tr>
<tr>
<td>1989</td>
<td>Intel i860 processor</td>
<td></td>
<td>10^6 transistors</td>
</tr>
<tr>
<td>1993</td>
<td>Intel Pentium processor</td>
<td></td>
<td>3.1×10^6 transistors</td>
</tr>
<tr>
<td>1994</td>
<td>DEC Alpha 21164</td>
<td></td>
<td>10^7 transistors</td>
</tr>
<tr>
<td>1997</td>
<td>Intel Pentium II processor</td>
<td></td>
<td>7.5×10^6 transistors</td>
</tr>
<tr>
<td>1999</td>
<td>Intel Pentium III processor</td>
<td></td>
<td>28×10^6 transistors</td>
</tr>
<tr>
<td>2000</td>
<td>Intel Pentium IV processor</td>
<td></td>
<td>42×10^6 transistors</td>
</tr>
<tr>
<td>2002</td>
<td>Intel Itanium</td>
<td></td>
<td>220×10^6 transistors</td>
</tr>
<tr>
<td>2003</td>
<td>Intel Itanium 2</td>
<td></td>
<td>410×10^6 transistors</td>
</tr>
</tbody>
</table>