ARM[®] Instruction Set Quick Reference Card

Key to Tables			
{cond}	Refer to Table Condition Field {cond}. Omit for unconditional execution.	<a_mode2></a_mode2>	Refer to Table Addressing Mode 2.
<operand2></operand2>	Refer to Table Flexible Operand 2. Shift and rotate are only available as part of Operand2.	<a_mode2p></a_mode2p>	Refer to Table Addressing Mode 2 (Post-indexed only).
<fields></fields>	Refer to Table PSR fields.	<a_mode3></a_mode3>	Refer to Table Addressing Mode 3.
<psr></psr>	Either CPSR (Current Processor Status Register) or SPSR (Saved Processor Status Register)	<a_mode4l></a_mode4l>	Refer to Table Addressing Mode 4 (Block load or Stack pop).
{S}	Updates condition flags if S present.	<a_mode4s></a_mode4s>	Refer to Table Addressing Mode 4 (Block store or Stack push).
C*, V*	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later.	<a_mode5></a_mode5>	Refer to Table Addressing Mode 5.
Q	Sticky flag. Always updates on overflow (no S option). Read and reset using MRS and MSR.	<reglist></reglist>	A comma-separated list of registers, enclosed in braces, { and }.
x,y	B meaning half-register [15:0], or T meaning [31:16].	{!}	Updates base register after data transfer if ! present.
<immed_8r></immed_8r>	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.	+/-	+ or (+ may be omitted.)
<immed_8*4></immed_8*4>	A 10-bit constant, formed by left-shifting an 8-bit value by two bits.	ş	Refer to Table ARM architecture versions .

Operation		§	Assembler	Sup	dates		Q Action
Move	Move	-	MOV{cond}{S} Rd, <operand2></operand2>		Z C	t	Rd := Operand2
	NOT		MVN{cond}{S} Rd, <operand2></operand2>	N Z	z c		Rd := 0xFFFFFFFF EOR Operand2
	PSR to register	3	MRS{cond} Rd, <psr></psr>				Rd := PSR
	register to PSR	3	MSR{cond} <psr> <fields>, Rm</fields></psr>				PSR := Rm (selected bytes only)
	immediate to PSR	3	MSR{cond} <psr> <fields>, #<immed 8r=""></immed></fields></psr>				$PSR := immed_8r$ (selected bytes only)
	40-bit accumulator to register	XS	MRA{cond} RdLo, RdHi, Ac				RdLo := Ac[31:0], RdHi := Ac[39:32]
	register to 40-bit accumulator	XS	MAR{cond} Ac, RdLo, RdHi				Ac[31:0] := RdLo, Ac[39:32] := RdHi
Arithmetic	Add		ADD{cond}{S} Rd, Rn, <operand2></operand2>	N Z	Z C	V	Rd := Rn + Operand2
	with carry		ADC{cond}{S} Rd, Rn, <operand2></operand2>	N Z	Z C	V	Rd := Rn + Operand2 + Carry
	saturating	5E	QADD{cond} Rd, Rm, Rn				Q Rd := SAT(Rm + Rn)
	double saturating	5E	QDADD{cond} Rd, Rm, Rn				Q Rd := SAT(Rm + SAT(Rn * 2))
	Subtract		<pre>SUB{cond}{S} Rd, Rn, <operand2></operand2></pre>	N Z	Z C	V	Rd := Rn - Operand2
	with carry		<pre>SBC{cond}{S} Rd, Rn, <operand2></operand2></pre>	N Z	Z C	V	Rd := Rn - Operand2 - NOT(Carry)
	reverse subtract		RSB{cond}{S} Rd, Rn, <operand2></operand2>	N Z	Z C	V	Rd := Operand2 - Rn
	reverse subtract with carry		RSC{cond}{S} Rd, Rn, <operand2></operand2>	N Z	Z C	V	Rd := Operand2 - Rn - NOT(Carry)
	saturating	5E	QSUB{cond} Rd, Rm, Rn				Q Rd := SAT(Rm - Rn)
	double saturating	5E	QDSUB{cond} Rd, Rm, Rn				Q Rd := SAT(Rm - SAT(Rn * 2))
	Multiply	2	MUL{cond}{S} Rd, Rm, Rs	N Z	Z C*		Rd := (Rm * Rs)[31:0]
	accumulate	2	MLA{cond}{S} Rd, Rm, Rs, Rn	N Z	Z C*		Rd := ((Rm * Rs) + Rn)[31:0]
	unsigned long	М	UMULL{cond}{S} RdLo, RdHi, Rm, Rs	N Z	Z C* V	V*	RdHi,RdLo := unsigned(Rm * Rs)
	unsigned accumulate long	М	UMLAL{cond}{S} RdLo, RdHi, Rm, Rs	N Z	Z C* V	V*	RdHi,RdLo := unsigned(RdHi,RdLo + Rm * Rs)
	signed long	М	SMULL{cond}{S} RdLo, RdHi, Rm, Rs	N Z	Z C* V	/ *	RdHi,RdLo := signed(Rm * Rs)
	signed accumulate long	М	SMLAL{cond}{S} RdLo, RdHi, Rm, Rs	N Z	Z C* V	/ *	RdHi,RdLo := signed(RdHi,RdLo + Rm * Rs)
	signed 16 * 16 bit	5E	SMULxy{cond} Rd, Rm, Rs				Rd := Rm[x] * Rs[y]
	signed 32 * 16 bit	5E	SMULWy{cond} Rd, Rm, Rs				Rd := (Rm * Rs[y])[47:16]
	signed accumulate 16 * 16 bit	5E	SMLAxy{cond} Rd, Rm, Rs, Rn				Q Rd := Rn + Rm[x] * Rs[y]
	signed accumulate 32 * 16 bit	5E	SMLAWy{cond} Rd, Rm, Rs, Rn				Q Rd := Rn + (Rm * Rs[y])[47:16]
	signed accumulate long 16 * 16 bit	5E	SMLALxy{cond} RdLo, RdHi, Rm, Rs				RdHi,RdLo := RdHi,RdLo + Rm[x] * Rs[y]
	Multiply with internal 40-bit accumulate	XS	MIA{cond} Ac, Rm, Rs				Ac := Ac + Rm * Rs
	packed halfword	XS	MIAPH{cond} Ac, Rm, Rs				Ac := Ac + Rm[15:0] * Rs[15:0] + Rm[31:16] * Rs[31:16]
	halfword		MIAxy{cond} Ac, Rm, Rs				Ac := Ac + Rm[x] * Rs[y]
	Count leading zeroes	5	CLZ{cond} Rd, Rm				Rd := number of leading zeroes in Rm
Logical	Test		TST{cond} Rn, <operand2></operand2>	N Z	C C	1	Update CPSR flags on Rn AND Operand2
-	Test equivalence		TEQ{cond} Rn, <operand2></operand2>	N Z	z c		Update CPSR flags on Rn EOR Operand2
	AND		AND{cond}{S} Rd, Rn, <operand2></operand2>	N Z	z c		Rd := Rn AND Operand2
	EOR		EOR{cond}{S} Rd, Rn, <operand2></operand2>	N Z	z c		Rd := Rn EOR Operand2
	ORR		ORR{cond}{S} Rd, Rn, <operand2></operand2>	N Z	z c		Rd := Rn OR Operand2
	Bit Clear		BIC{cond}{S} Rd, Rn, <operand2></operand2>	N Z	Z C		Rd := Rn AND NOT Operand2
Compare	Compare	1	CMP{cond} Rn, <operand2></operand2>	N Z	Z C	V	Update CPSR flags on Rn – Operand2
-	negative		CMN{cond} Rn, <operand2></operand2>	N Z	Z C	V	Update CPSR flags on Rn + Operand2
No Op	No operation	l	NOP			t	None

ARM Instruction Set Quick Reference Card

D		§	Assembler	Action	Notes
Branch	Branch		B{cond} label	R15 := label	label must be within ±32Mb of current instruction.
	with link		BL{cond} label	R14 := R15 - 4, R15 := label	label must be within ± 32 Mb of current instruction.
	and exchange	4T,5	BX{cond} Rm	R15 := Rm, Change to Thumb if Rm[0] is 1	
	with link and exchange (1)	5T	BLX label	R14 := R15 – 4, R15 := label, Change to Thumb	Cannot be conditional. label must be within ±32Mb of current instruction.
	with link and exchange (2)	5	BLX{cond} Rm	R14 := R15 - 4, R15 := Rm[31:1] Change to Thumb if $Rm[0]$ is 1	
Load	Word		LDR{cond} Rd, <a mode2="">	Rd := [address]	Rd must not be R15.
	User mode privilege		LDR{cond}T Rd, <a mode2p="">		Rd must not be R15.
	branch (§ 5T: and exchange)		LDR{cond} R15, <a_mode2></a_mode2>	R15 := [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1)	
	Byte		LDR{cond}B Rd, <a_mode2></a_mode2>	Rd := ZeroExtend[byte from address]	Rd must not be R15.
	User mode privilege		LDR{cond}BT Rd, <a mode2p="">		Rd must not be R15.
	signed	4	LDR{cond}SB Rd, <a mode3="">	Rd := SignExtend[byte from address]	Rd must not be R15.
	Halfword	4	LDR{cond}H Rd, <a mode3="">	Rd := ZeroExtent[halfword from address]	Rd must not be R15.
	signed	4	LDR{cond}SH Rd, <a mode3="">	Rd := SignExtend[halfword from address]	Rd must not be R15.
	Doubleword	5E*	LDR{cond}D Rd, <a mode3="">	Rd := [address], R(d+1) := [address + 4]	Rd must be even, and not R14.
Load multiple	Pop, or Block data load		LDM{cond} <a mode4l=""> Rn{!}, <reglist-pc></reglist-pc>	Load list of registers from [Rn]	
	return (and exchange)		LDM{cond} <a mode4l=""> Rn{!}, <reqlist+pc></reqlist+pc>	Load registers, R15 := [address][31:1]	
	and restore CPSR		LDM{cond} <a_mode1l> Rn{!}, <reglist+pc>^</reglist+pc></a_mode1l>	(§ 5T: Change to Thumb if [address][0] is 1) Load registers, branch (§ 5T: and exchange),	Use from exception modes only.
	and restore of Six		IDDA(cond) (d_modell) An(.), (legiberpe)	CPSR := SPSR	ese nom exception modes only.
	User mode registers		LDM{cond} <a mode4l=""> Rn, <reglist-pc>^</reglist-pc>	Load list of User mode registers from [Rn]	Use from privileged modes only.
Soft preload	Memory system hint	5E*	PLD <a mode2="">	Memory may prepare to load from address	Cannot be conditional.
	Word		<pre>STR{cond} Rd, <a mode2=""></pre>	[address] := Rd	
	User mode privilege		STR{cond}T Rd, <a mode2p="">	[address] := Rd	
	Byte		STR{cond}B Rd, <a mode2="">	[address][7:0] := Rd[7:0]	
	User mode privilege		STR{cond}BT Rd, <a mode2p="">	[address][7:0] := Rd[7:0]	
	Halfword	4	STR{cond}H Rd, <a mode3="">	[address][15:0] := Rd[15:0]	
	Doubleword	5E*	STR{cond}D Rd, <a mode3="">	[address] := Rd, [address + 4] := R(d+1)	Rd must be even, and not R14.
Store multiple	Push, or Block data store		STM{cond} <a mode4s=""> Rn{!}, <reqlist></reqlist>	Store list of registers to [Rn]	
	User mode registers		STM{cond} <a mode4s=""> Rn{!}, <reglist>^</reglist>	Store list of User mode registers to [Rn]	Use from privileged modes only.
Swap	Word	3	SWP{cond} Rd, Rm, [Rn]	temp := $[Rn]$, $[Rn]$:= Rm , Rd := temp	
•	Byte	3	SWP{cond}B Rd, Rm, [Rn]	temp := ZeroExtend([Rn][7:0]), [Rn][7:0] := Rm[7:0], Rd := temp	
Coprocessors	Data operations	2	CDP{cond} <copr>, <op1>, CRd, CRn, CRm{, <op2>}</op2></op1></copr>	Coprocessor defined	
	Alternative operations	5	CDP2 <copr>, <op1>, CRd, CRn, CRm{, <op2>}</op2></op1></copr>		Cannot be conditional.
	Move to ARM reg from coproc	2	MRC{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}</op2></op1></copr>		
	Alternative moves	5	MRC2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}</op2></op1></copr>		Cannot be conditional.
	Two ARM register move	5E*	MRRC{cond} <copr>, <opl>, Rd, Rn, CRm</opl></copr>		
	Move to coproc from ARM reg	2	MCR{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}</op2></op1></copr>		
	Alternative moves	5	MCR2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}</op2></op1></copr>		Cannot be conditional.
	Two ARM register move	5E*	MCRR{cond} <copr>, <op1>, Rd, CRm, CRm</op1></copr>		
	Load	2	LDC{cond} <copr>, CRd, <a mode5=""></copr>		
	Alternative loads	5	LDC2 <copr>, CRd, <a mode5=""></copr>		Cannot be conditional.
	Store	2	STC{cond} <copr>, CRd, <a_mode5></a_mode5></copr>		Camor de conditional.
	Alternative stores	5			Cannot be conditional.
	Anernative stores	1 3	STC2 <copr>, CRd, <a_mode5></a_mode5></copr>		Cannot de conditional.
Software interrupt			SWI{cond} <immed_24></immed_24>	Software interrupt processor exception	24-bit value encoded in instruction

ARM Addressing Modes Quick Reference Card

Addressing Mode 2 - Word and Unsigned Byte Data Transfer

· · · · · · · · · · · · · · · · · · ·			
Pre-indexed	Immediate offset	[Rn, #+/- <immed_12>]{!}</immed_12>	
	Zero offset	[Rn]	Equivalent to [Rn,#0]
	Register offset	[Rn, +/-Rm]{!}	
	Scaled register offset	[Rn, +/-Rm, LSL # <immed_5>]{!}</immed_5>	Allowed shifts 0-31
		<pre>[Rn, +/-Rm, LSR #<immed_5>]{!}</immed_5></pre>	Allowed shifts 1-32
		[Rn, +/-Rm, ASR # <immed_5>]{!}</immed_5>	Allowed shifts 1-32
		<pre>[Rn, +/-Rm, ROR #<immed_5>]{!}</immed_5></pre>	Allowed shifts 1-31
		[Rn, +/-Rm, RRX] {!}	
Post-indexed	Immediate offset	[Rn], #+/- <immed_12></immed_12>	
	Register offset	[Rn], +/-Rm	
	Scaled register offset	[Rn], +/-Rm, LSL # <immed_5></immed_5>	Allowed shifts 0-31
		[Rn], +/-Rm, LSR # <immed_5></immed_5>	Allowed shifts 1-32
		[Rn], +/-Rm, ASR # <immed_5></immed_5>	Allowed shifts 1-32
		[Rn], +/-Rm, ROR # <immed_5></immed_5>	Allowed shifts 1-31
		[Rn], +/-Rm, RRX	

Addressing Mode 2 (Post-indexed only)

Additioning					
Post-indexed	Immediate offset	[Rn], #+/- <immed_12></immed_12>			
	Zero offset	[Rn]	Equivalent to [Rn],#0		
	Register offset	[Rn], +/-Rm			
	Scaled register offset	[Rn], +/-Rm, LSL # <immed_5></immed_5>	Allowed shifts 0-31		
		[Rn], +/-Rm, LSR # <immed_5></immed_5>	Allowed shifts 1-32		
		[Rn], +/-Rm, ASR # <immed_5></immed_5>	Allowed shifts 1-32		
		[Rn], +/-Rm, ROR # <immed_5></immed_5>	Allowed shifts 1-31		
		[Rn], +/-Rm, RRX			

Addressing Mode 3 - Halfword, Signed Byte, and Doubleword Data Transfer Pre-indexed Immediate offset [Rn, #+/-<immed_8>] {!} Equivalent to [Rn,#0] Post-indexed Immediate offset [Rn] [Rn] Equivalent to [Rn,#0] Post-indexed Immediate offset [Rn], #+/-<immed_8> [Rn], #+/-<immed_8>

Addressing Mode 4 - Multiple Data Transfer				
Block loa	d	Stack po	p	
IA	Increment After	FD	Full Descending	
IB	Increment Before	ED	Empty Descending	
DA	Decrement After	FA	Full Ascending	
DB	Decrement Before	EA	Empty Ascending	
Block sto	re	Stack pu	sh	
IA	Increment After	EA	Empty Ascending	
IB	Increment Before	FA	Full Ascending	
DA	Decrement After	ED	Empty Descending	
DB	Decrement Before	FD	Full Descending	

Addressing Mode 5 - Coprocessor Data Transfer				
Pre-indexed	Immediate offset	[Rn, #+/- <immed_8*4>] {!}</immed_8*4>		
	Zero offset	[Rn]	Equivalent to [Rn,#0]	
Post-indexed	Immediate offset	[Rn], #+/- <immed_8*4></immed_8*4>		
Unindexed	No offset	[Rn], {8-bit copro. option}		

	itecture versions
п	ARM architecture version n and above.
nТ	T variants of ARM architecture version n and above.
М	ARM architecture version 3M, and 4 and above, except xM variants.
nЕ	All E variants of ARM architecture version n and above.
nE*	E variants of ARM architecture version n and above, except xP variants.
XS	XScale coprocessor instruction

Flexible Operand 2

Immediate value	# <immed_8r></immed_8r>	
Logical shift left immediate	Rm, LSL # <immed_5></immed_5>	Allowed shifts 0-31
Logical shift right immediate	Rm, LSR # <immed_5></immed_5>	Allowed shifts 1-32
Arithmetic shift right immediate	Rm, ASR # <immed_5></immed_5>	Allowed shifts 1-32
Rotate right immediate	Rm, ROR # <immed_5></immed_5>	Allowed shifts 1-31
Register	Rm	
Rotate right extended	Rm, RRX	
Logical shift left register	Rm, LSL Rs	
Logical shift right register	Rm, LSR Rs	
Arithmetic shift right register	Rm, ASR Rs	
Rotate right register	Rm, ROR Rs	

PSR fields	(use at least one suffix)		
Suffix	Meaning		
С	Control field mask byte	PSR[7:0]	
f	Flags field mask byte	PSR[31:24]	
S	Status field mask byte	PSR[23:16]	
x	Extension field mask byte	PSR[15:8]	

Condition Fie	Condition Field {cond}				
Mnemonic	Description	Description (VFP)			
EQ	Equal	Equal			
NE	Not equal	Not equal, or unordered			
CS / HS	Carry Set / Unsigned higher or same	Greater than or equal, or unordered			
CC / LO	Carry Clear / Unsigned lower	Less than			
MI	Negative	Less than			
PL	Positive or zero	Greater than or equal, or unordered			
VS	Overflow	Unordered (at least one NaN operand)			
VC	No overflow	Not unordered			
HI	Unsigned higher	Greater than, or unordered			
LS	Unsigned lower or same	Less than or equal			
GE	Signed greater than or equal	Greater than or equal			
LT	Signed less than	Less than, or unordered			
GT	Signed greater than	Greater than			
LE	Signed less than or equal	Less than or equal, or unordered			
AL	Always (normally omitted)	Always (normally omitted)			