HOME       UP       PREV       NEXT (Accellera IP-XACT)  

High-level Design Capture and Synthesis

In this final section of the course we look at high-level synthesis and perhaps other high-level design entry methods. The HLS material in these printed notes is examinable. The remainder, including Chisel, Bluespec, Statecharts and glue logic syntheis, is on the web site and will be covered only if time permits.


1: (C) 2008-17, DJ Greaves, University of Cambridge, Computer Laboratory.