

Dr. I. J. Wassell



Aims

- · To familiarise students with
 - Combinational logic circuits
 - Sequential logic circuits
 - How digital logic gates are built using transistors
 - Design and build of digital logic systems





- At the end of the course you should
 - Be able to design and construct simple digital electronic systems
 - Be able to understand and apply Boolean logic and algebra – a core competence in Computer Science
 - Be able to understand and build state machines





- This course is a prerequisite for
 - Computer Design, ECAD and Architecture Practical Classes (Part IB)
 - Comparative Architectures, System-on-Chip Design (Part II)
- Keep up with lab work and get it ticked.
- Have a go at supervision questions plus any others your supervisor sets.
- Remember to try questions from past papers









- We will introduce Boolean algebra and logic gates
- Logic gates are the building blocks of digital circuits





- In electronic circuits the two values can be represented by e.g.,
 - High voltage for a 1
 - Low voltage for a 0
- Note that since only 2 voltage levels are used, the circuits have greater immunity to electrical noise



Logic Gates

- Basic logic circuits with one or more inputs and one output are known as gates
- *Gates* are used as the building blocks in the design of more complex digital logic circuits























Boolean Algebra - Examples

Show $a.(\overline{a}+b) = a.b$ $a.(\overline{a}+b) = a.\overline{a} + a.b = 0 + a.b = a.b$ Show $a+(\overline{a}.b) = a+b$ $a+(\overline{a}.b) = (a+\overline{a}).(a+b) = 1.(a+b) = a+b$



Boolean Algebra - Example

Simplify

 $\begin{aligned} x.y + \overline{y}.z + x.z + x.y.z \\ x.y.z + x.y.\overline{z} + x.\overline{y}.z + \overline{x}.\overline{y}.z + x.y.z + x.\overline{y}.z + x.y.z \\ x.y.z + x.y.\overline{z} + x.\overline{y}.z + \overline{x}.\overline{y}.z \\ x.y.(z + \overline{z}) + \overline{y}.z.(x + \overline{x}) \\ x.y.1 + \overline{y}.z.1 \\ x.y + \overline{y}.z \end{aligned}$







DeMorgan's Examples • Simplify $(a.b.(c+\overline{b.d})+\overline{a.b}).c.d$ $=(a.b.(c+\overline{b}+\overline{d})+\overline{a}+\overline{b}).c.d$ (De Morgan) $=(a.b.c+a.b.\overline{b}+a.b.\overline{d}+\overline{a}+\overline{b}).c.d$ (distribute) $=(a.b.c+a.b.\overline{d}+\overline{a}+\overline{b}).c.d$ (distribute) $=a.b.c.d+a.b.\overline{d}.c.d+\overline{a}.c.d+\overline{b}.c.d$ (distribute) $=a.b.c.d+\overline{a}.c.d+\overline{b}.c.d$ (distribute) $=(a.b+\overline{a}+\overline{b}).c.d$ (distribute) $=(a.b+\overline{a}+\overline{b}).c.d$ (DeMorgan) =c.d $(a.b+\overline{a.b}=1)$



















Logic Simplification

 As we have seen previously, Boolean algebra can be used to simplify logical expressions. This results in easier implementation

Note: The DNF and CNF forms are not simplified.

• However, it is often easier to use a technique known as Karnaugh mapping

























- Sometimes we do not care about the output value of a combinational logic circuit, i.e., if certain input combinations can never occur, then these are known as *don't care conditions*.
- In any simplification they may be treated as 0 or 1, depending upon which gives the simplest result.
 - For example, in a K-map they are entered as Xs







Tabular Simplification

- Except in special cases or for sparse truth tables, the K-map method is not practical beyond 6 variables
- A systematic approach known as the *Quine-McCluskey (Q-M) Method* finds the minimised representation of any Boolean expression
- It is a tabular method that ensures all the prime implicants are found and can be automated for use on a computer



Q-M Method

- The first step is to list all the minterms and don't cares in terms of their minterm indices represented as a binary number
 - Note the entries are grouped according to the number of 1s in the binary representation
 - The 1st column contains the minterms
 - After applying the method, the 2nd column will contain 3 variable terms. Similarly for subsequent columns.



Q-M Method – Uniting Theorem

- Compare elements in the 1st group (no 1s) with all elements in the 2nd group. If they differ by a single bit, it means the terms are adjacent (think K-map)
- Adjacent terms are placed in the 2nd column with the single bit that differs replaced by a dash (-). Terms in the 1st column that contribute to a term in the second are *ticked*, i.e., they are *not* prime implicants.
- Now repeat for the groups in the 2nd column
- As before groups must differ only by a single bit but they must also have a – in the same position
- Groups in 2nd column that do not contribute to the 3rd column are marked with an asterix (*), i.e., they are prime implicants

Q-M — Implication Table – Minterms are: 4,5,6,8,9,10,13 – Don't cares are: 0,7,15.		
Column 1 $0 \ 0 \ 0 \ 0 \checkmark$ $0 \ 1 \ 0 \ 0 \checkmark$ $1 \ 0 \ 0 \ 0 \checkmark$ $0 \ 1 \ 0 \ 1 \checkmark$ $0 \ 1 \ 0 \ 1 \checkmark$ $1 \ 0 \ 0 \ 1 \checkmark$ $1 \ 0 \ 1 \ 0 \checkmark$ $1 \ 0 \ 1 \ 1 \checkmark$ $1 \ 0 \ 1 \checkmark$ $1 \ 1 \ 1 \ 1 \checkmark$	Column 2 $0 - 00^*$ $- 000^*$ $010 - \checkmark$ 100 - * $10 - 0^*$ $01 - 1\checkmark$ $-101\checkmark$ $011 - \checkmark$ $1 - 01^*$ $-111\checkmark$	Column 3 0 1 * - 1 - 1*



- The second step is to find the lowest number of prime implicants that cover the function – this is achieved using the *prime implicant chart*
- This chart is organised as follows:
 - Label columns with the minterm indices (don't include don't cares)
 - Label rows with minterms covered by a given prime implicant. To do this dashes (-) in a prime implicant are replaced by all combinations of 0s and 1s
 - Place an X in the (row, column) location if the minterm represented by the column index is covered by the prime implicant associated with the row
 - · The next slide shows the initial prime implicant chart











Binary Adding Circuits

- We will now look at how binary addition may be implemented using combinational logic circuits. We will consider:
 - Half adder
 - Full adder
 - Ripple carry adder















To Speed up Ripple Carry Adder

- Abandon compositional approach to the adder design, i.e., do not build the design up from full-adders, but instead design the adder as a block of 2-level combinational logic with 2n inputs (+1 for carry in) and n outputs (+1 for carry out).
- Features
 - Low delay (2 gate delays)
 - Need some gates with large numbers of inputs (which are not available)
 - Very complex to design and implement (imagine the truth table!

















- We could generate all the carrys within an adder block using the previous equations
- However, in order to reduce complexity, a suitable approach is to implement say 4-bit adder blocks with only c₄ generated using fast generation.
 - This is used as the carry-in to the next 4-bit adder block
 - Within each 4-bit adder block, conventional RCA is used





Further Considerations

Multilevel Logic

- We have seen previously how we can minimise Boolean expressions to yield so called '2-level' logic implementations, i.e., SOP (ANDed terms ORed together) or POS (ORed terms ANDed together)
- Note also we have also seen an example of 'multilevel' logic, i.e., full adders cascaded to form a ripple carry adder – see we have more than 2 gates in cascade in the carry chain









Gate Propagation Delay

- So, multilevel logic can produce reductions in implementation complexity. What is the downside?
- We need to remember that the logic gates are implemented using electronic components (essentially transistors) which have a finite switching speed.
- Consequently, there will be a finite delay before the output of a gate responds to a change in its inputs – propagation delay



Gate Propagation Delay

- As well as slowing down the operation of combinational logic circuits, gate delay can also give rise to so called '*Hazards*' at the output
- These *Hazards* manifest themselves as unwanted brief logic level changes (or *glitches*) at the output in response to changing inputs
- We will now describe how we can address these problems













































- Can be quite inefficient, i.e., become large in size with only a few non-zero entries, if the number of minterms in the function to be implemented is quite small
- Devices which can overcome these problems are known as programmable array logic (PAL)
- In PALs, only the required minterms are generated using a separate AND plane. The outputs from this plane are ORed together in a separate OR plane to produce the final output



Other Memory Devices

- Non-volatile storage is offered by ROMs (and some other memory technologies, e.g., FLASH), i.e., the data remains intact, even when the power supply is removed
- Volatile storage is offered by Static Random Access Memory (SRAM) technology
 - Data can be written into and read out of the SRAM, but is lost once power is removed

Memory Application

- Memory devices are often used in computer systems
- The central processing unit (CPU) often makes use of busses (a bunch of wires in parallel) to access external memory devices
- The *address bus* is used to specify the memory location that is being read or written and the data bus conveys the data too and from that location
- So, more than one memory device will often be connected to the same data bus

Bus Contention

- In this case, if the output from the data pin of one memory was a 0 and the output from the corresponding data pin of another memory was a 1, the data on that line of the data bus would be invalid
- So, how do we arrange for the data from multiple memories to be connected to the some bus wires?





