HOME
UP
  PREV
NEXT (ESL: Electronic System Level Modelling)
Part II CST SoC D/M Slide Pack 6 (ESL)
Rent's Rule Estimate of Wire Length
ESL: Electronic System Level Modelling
SystemC: Hardware Modelling Library Overview
Example (Counter)
ESL Flow Model: Avoiding ISS/RTL overheads using native calls.
Using C Preprocessor to Adapt Firmware
Transactional Level Modelling (TLM)
General ESL Interactions with Shortcuts Illustrated
Example Protocol: 4/P Handshake at net-level and TLM level.
Mixing modelling styles: 4/P net-level to TLM transactors.
Transactor Configurations
Example of non-blocking coding style:
ESL TLM in SystemC: First Standard TLM 1.0.
TLM 1.0 Form Example.
ESL TLM in SystemC: TLM 2.0
TLM in SystemC: TLM 2.0
TLM 2.0 - Tiny Example - Memory SRAM Model
TLM 2.0 Socket Types
Timed Transactions: Adding delays to TLM calls.
TLM Modelling: Adding Approximate Timing Annotations
TLM - Measuring Utilisation and Modelling Contention
Instruction Set Simulator (ISS)
Typical ISS setup with Loose Timing (Temporal Decoupling)
RTL Power Estimation Without Simulation
Typical macroscopic performance equations: SRAM example.
RTL Operating Frequency and Power Estimation
Gold standard: Power Estimation using Simulation Post Layout
Macroscopic Phase/Mode Power Estimation Formula
Transactional Energy Modelling
TLM POWER 3 library for SystemC: SRAM example
TLM POWER 3 Report File Example
Rent's Rule Slide Should Be Here ...
Higher-Level Simulation - Virtual Platforms