DRAM Internal Block Diagram

This DRAM has four data I/O pins and four internal planes, so no bank select bits. (Modern, larger capacity DRAMs have multiple such structures on their die and hence additional bank select inputs select which one is addressed.)

Row and column addresses are supplied successively (giving overall a four part address: bank, row, column and bit lane).

DRAM is not random access memory!