Determinism and Fail-stop Races for Sane Multiprocessing

Luis Ceze, University of Washington

joint work with Owen Anderson, Tom Bergan, Joe Devietti, Nick Hunt, Brandon Lucia, Jacob Nelson, Steve Gribble, Dan Grossman, Mark Oskin, Karin Strauss, Shaz Qadeer and Hans Boehm.



Safe MultiProcessing Architectures at the University of Washington



Guest Lecture at University of Cambridge, November 2013.





- Most of compute power now scaling in terms of cores
 - Mostly due to power and complexity reasons. Copy & Paste in VLSI :)



- Most of compute power now scaling in terms of cores
 - Mostly due to power and complexity reasons. Copy & Paste in VLSI :)
- Shared memory is most popular
 - Within a box
 - Simplifies data movement, makes synchronization harder
 - Shared memory vs. Message passing almost a religious argument



- Most of compute power now scaling in terms of cores
 - Mostly due to power and complexity reasons. Copy & Paste in VLSI :)
- Shared memory is most popular
 - Within a box
 - Simplifies data movement, makes synchronization harder
 - Shared memory vs. Message passing almost a religious argument
- This talk:
 - Shared-memory multiprocessors. Bringing more safety and sanity to parallel programming.

A multithreaded voting machine



A multithreaded voting machine



A multithreaded voting machine



Data races

- deep impact on memory model and language semantics (see JMM), pretty much all languages converging to data-race-free models
- usually incorrect and hard to debug
- reliability issues: surprising software failures

Data races

- deep impact on memory model and language semantics (see JMM), pretty much all languages converging to data-race-free models
- usually incorrect and hard to debug
- reliability issues: surprising software failures

Nondeterminism

- debugging is hard: heisenbugs
- testing is hard: can't test each input just once
- fault tolerant replicas might not behave the same way
- opens timing-based security attacks

Data races

- deep impact on memory model and language semantics (see JMM), pretty much all languages converging to data-race-free models
- usually incorrect and hard to debug
- reliability issues: surprising software failures
- Nondeterminism
 - debugging is hard: heisenbugs
 - testing is hard: can't test each input just once
 - fault tolerant replicas might not behave the same way
 - opens timing-based security attacks
- Note: these two are orthogonal

Semantics are clear and simple

Better data-race debugging

Safety: races can't cause problems

Semantics are clear and simple

Better data-race debugging

Safety: races can't cause problems

When a data-race occurs, throw an exception!

(we have div by 0, segfault, why not concurrency errors?)

Semantics are clear and simple

Better data-race debugging

Safety: races can't cause problems

When a data-race occurs, throw an exception!

(we have div by 0, segfault, why not concurrency errors?)

Can we provide strong detection guarantees at a low cost?

What if... We Removed Non-determinism?

What if... We Removed Non-determinism?

- Development: bugs are reproducible by default, test each input only once
- Deployment: software behaves as tested, enables replication for fault tolerance, timing-based attacks harder

What if... We Removed Non-determinism?

- Development: bugs are reproducible by default, test each input only once
- Deployment: software behaves as tested, enables replication for fault tolerance, timing-based attacks harder

Effectively, make **arbitrary parallel** programs behave like **sequential** programs...

Can we remove undesired nondeterminism without removing performance?

An aside on memory consistency models and the C/C++ standard model.

What is a Memory Consistency Model?

- Define what values a read can return in shared-memory programs
 - What values do you expect the loads below to get? (x,y both start with 0).

thread 1	thread 2	
ld x	st 1 \rightarrow y	
ld y	st 1 \rightarrow x	

thread 1	thread 2
st 1 \rightarrow y	st 1 → x
ld x	ld y

What is a Memory Consistency Model?

- Define what values a read can return in shared-memory programs
 - What values do you expect the loads below to get? (x,y both start with 0).

thread 1	thread 2	
ld x ld y	st 1 \rightarrow y st 1 \rightarrow x	How about (1,0)?

thread 1	thread 2
st 1 \rightarrow y	st 1 → x
ld x	ld y

What is a Memory Consistency Model?

- Define what values a read can return in shared-memory programs
 - What values do you expect the loads below to get? (x,y both start with 0).

thread 1	thread 2	
ld x ld y	st 1 \rightarrow y st 1 \rightarrow x	How about (1,0)?
throad 1	throad 2	-

thread 1	thread 2	
st 1 \rightarrow y ld x	st 1 \rightarrow x ld y	How about (0,0)?





[Lamport'79]



Per-processor program order: memory operations from individual processors maintain program order

[Lamport'79]



Per-processor program order: memory operations from individual processors maintain program order

[Lamport'79]



Per-processor program order: memory operations from individual processors maintain program order

[Lamport'79]



Per-processor program order: memory operations from individual processors maintain program order

[Lamport'79]



Per-processor program order: memory operations from individual processors maintain program order

Single sequential order: the memory operations from all processors maintain a single sequential order

[Lamport'79]



Per-processor program order: memory operations from individual processors maintain program order

Single sequential order: the memory operations from all processors maintain a single sequential order

[Lamport'79]



Per-processor program order: memory operations from individual processors maintain program order

Single sequential order: the memory operations from all processors maintain a single sequential order

[Lamport'79]

Sequential Consistency Implications

Sequential Consistency Implications

- What are the implications of that to:
 - compiler optimizations?
 - hardware optimizations?
Sequential Consistency Implications

- What are the implications of that to:
 - compiler optimizations?
 - hardware optimizations?
- Conclusion:
 - Need to give freedom to compiler writers and HW designers
 - Perhaps at the cost of your sanity :)
 - Many "relaxed" models: TSO (x86), Weak Ordering (PPC/ARM), etc.

Sequential Consistency...

Sequential Consistency...

for Data-Race Free programs

What is a data-race?

- Many "intuitive" definitions
 - One technical definition: two accesses from different threads; at least one a write; accessing the same location; without explicit happens-before ordering via synchronization

What is a data-race?

Many "intuitive" definitions

 One technical definition: two accesses from different threads; at least one a write; accessing the same location; without explicit happens-before ordering via synchronization



What is a data-race?

Many "intuitive" definitions

 One technical definition: two accesses from different threads; at least one a write; accessing the same location; without explicit happens-before ordering via synchronization



- Sequential Consistency for Data-Race Free programs
- •What does that mean?
 - If execution of a program has no races, you can reason about it in a sequentially consistent way
 - And execution behaves as some interleaving of regions without synchronization operations

Sequential Consistency for DRF Example

Sequential Consistency for DRF Example



Sequential Consistency for DRF Example



Some global ordering



- What does that buy?
 - A *lot* of freedom to compiler and hardware
 - e.g., HW buffers, loop-inv code motion, CSE, etc.
 - Pretty much can do whatever reordering as long as it does not cross synchronization
- Key is to determine if there is a race...
 - very hard to do statically

- Concurrency bugs drive people nuts
 - Show asynchronous, non-local behavior
 - Often lead to silent failures
 - Significantly complicate language semantics

- Concurrency bugs drive people nuts
 - Show asynchronous, non-local behavior
 - Often lead to silent failures
 - Significantly complicate language semantics
- ➡Generate an exception when a concurrency occurs
 - Put them in the same category as Div-by-zero, SEGFAULTs, etc
 - Which concurrency errors? When should the exception be delivered? To what threads?

- Concurrency bugs drive people nuts
 - Show asynchronous, non-local behavior
 - Often lead to silent failures
 - Significantly complicate language semantics
- ➡Generate an exception when a concurrency occurs
 - Put them in the same category as Div-by-zero, SEGFAULTs, etc
 - Which concurrency errors? When should the exception be delivered? To what threads?
- •We are starting with data-races
 - Well defined, doesn't require programmer annotations, language semantics

Goals In Supporting Races as Exceptions

High-Performance - Always-on detection

Precise detection - No false positives





Luis Ceze - Determinism and Fail-Stop Races, NWCPP Jan 2011. Sampa



Luis Ceze - Determinism and Fail-Stop Races, NWCPP Jan 2011. Sampa



Luis Ceze - Determinism and Fail-Stop Races, NWCPP Jan 2011. Sampa



Luis Ceze - Determinism and Fail-Stop Races, NWCPP Jan 2011. Sampa

Conflict Exceptions



Conflict Exceptions

Ignoring "unimportant" races is key to performance (much lower space and time overheads)

Precisely detect only races that can effect consistency

The Guarantee:

Exception-Thrown? There was a data-race. Exception-Free? Sequential Consistency.

(dramatically simplifies checking, while making PL and systems people happy :).

Luis Ceze - Determinism and Fail-Stop Races, NWCPP Jan 2011. Sampa

Acquire(M)

Language Level Benefits



Acquire(K) Wr64_Low X Wr64_Hi X Release(K)

Granularity independence

Exception-Free executions are SC



Language Level Benefits

Programming model is largely the same





$E = \langle P, A, \stackrel{po}{\rightarrow}, \stackrel{so}{\rightarrow}, W, V, \stackrel{sw}{\rightarrow}, \stackrel{hb}{\rightarrow} \rangle$ is validated by *committing* actions from A. If all of the actions in A can be committed, then the execution satisfies the causality requirements of the Java memory model.

A well-formed execution

Starting with the empty set as C_0 , we perform a sequence of steps where we take actions from the set of actions A and add them to a set of committed actions C_i to get a new set of committed actions C_{i+1} . To demonstrate that this is reasonable, for each C_i we need to demonstrate an execution E_i containing C_i that meets certain conditions.

Formally, an execution E satisfies the causality requirements of the Java memory model if and only if there exist

Sets of actions C₀, C₁,... such that

$$-C_0 = \emptyset$$
$$-C_i \subset C_{i+1}$$

Race semantics are simpler

w such that w.v = r.v and $W(r) \xrightarrow{hb} w \xrightarrow{hb} r$.

5.4 Causality Requirements for Executions

Debugging and Reliability

Concurrent, conflicting SFRs throw exceptions

All races have some exceptional schedule



Exception Handling: Log + Recover Damage Control: Shut down buggy module

Hardware Support in a Nutshell

Hardware Transactional Memory

- Versioning
- + Byte-level conflict detection
- + Exception support

Hardware/Software Interface

New Instructions: BeginRegion and EndRegion

Synchronization Operations are Singleton Regions

Exceptions Thrown Precisely Before Conflicting Instruction

Hardware/Software Interface

New Instructions: BeginRegion and EndRegion

Synchronization Operations are Singleton Regions

Exceptions Thrown Precisely Before Conflicting Instruction Acquire(K)



Release(K)



Access Monitoring



sallipa

Access Monitoring



Exception Test: compare local and remote bits



Access Monitoring



Exception Test: compare local and remote bits

Overheads significantly reduced via type-safety and reusing data-array for access bits. [ISCA'11sub]

Leveraging Coherence Support



sallipa

Now that we know how to get SC executions (or an exception)....

Deterministic Multiprocessing
[ASPLOS'09, ASPLOS'10, OSDI'10, ASPLOS'11]

• DMP provides *execution-level* determinism for arbitrary multithreaded programs:

- DMP provides *execution-level* determinism for arbitrary multithreaded programs:
 - execution is only function of explicit inputs => single execution per input

- DMP provides *execution-level* determinism for arbitrary multithreaded programs:
 - execution is only function of explicit inputs => single execution per input
 - this is not record-replay of multithreaded programs

- DMP provides *execution-level* determinism for arbitrary multithreaded programs:
 - execution is only function of explicit inputs => single execution per input
 - this is not record-replay of multithreaded programs
- •*Key idea*: conceptually serialize execution, recover parallelism while preserving serial execution semantics



- DMP provides *execution-level* determinism for arbitrary multithreaded programs:
 - execution is only function of explicit inputs => single execution per input
 - this is not record-replay of multithreaded programs
- •*Key idea*: conceptually serialize execution, recover parallelism while preserving serial execution semantics
 - several techniques to make this fast: actual goal is to preserve interthread communication, still freedom left for efficient schedules









System ensures:

• *internal* nondeterminism is eliminated (for shared-memory, pipes, signals, local files, ...)



deterministic box

System ensures:

• *internal* nondeterminism is eliminated

(for shared-memory, pipes, signals, local files, ...)

• external nondeterminism funneled through <u>shim program</u>



deterministic box

System ensures:

- internal nondeterminism is eliminated (for shared-memory, pipes, signals, local files, ...)
- external nondeterminism funneled through shim program

Shim Program:

 user-space program that precisely controls all external nondeterministic inputs
 Luis Ceze - Determinism and Fail-Stop Races, NWCPP Jan 2011. Sampa

Internal **Determinism**

External Nondeterminism



Internal Determinism

External Nondeterminism



deterministic box

webserver



webserver



webserver

• behaves deterministically w.r.t. requests rather than packets



webserver

• behaves deterministically w.r.t. requests rather than packets

Shim program defines the nondeterministic interface

How is determinism actually enforced?

Starting simple: DMP-Serial



time \rightarrow

deterministic quantum size (in logical time, e.g., instructions) + deterministic scheduling

determinism

Only need to serialize communicating instructions

- Only need to serialize communicating instructions
- Break each quantum into communication-free parallel mode and communicative serial mode

- Only need to serialize communicating instructions
- Break each quantum into communication-free parallel
 mode and communicative serial mode



- Only need to serialize communicating instructions
- Break each quantum into communication-free parallel mode and communicative serial mode



- Only need to serialize communicating instructions
- Break each quantum into communication-free parallel mode and communicative serial mode



- Only need to serialize communicating instructions
- Break each quantum into communication-free parallel mode and communicative serial mode
- Need to know when communication happens
 - · The Memory Ownership Table (MOT) tracks information about ownership





Parallel mode: no communication (can write only to private data) **Serial mode:** arbitrary communication



Parallel mode: no communication (can write only to private data) **Serial mode:** arbitrary communication



Parallel mode: no communication (can write only to private data) **Serial mode:** arbitrary communication

Important: State of the MOT needs to evolve deterministically; updates are limited to serial suffix

DMP-TM: Recovering Parallelism with Speculation

DMP-TM: Recovering Parallelism with Speculation

- DMP-O conservatively assumes that all cache line state transitions are communication
 - ...but many transitions are not communication

DMP-TM: Recovering Parallelism with Speculation

- DMP-O conservatively assumes that all cache line state transitions are communication
 - ...but many transitions are not communication
- Use TM support to speculate that a quantum is not involved in communication
 - If communication happens, rollback + re-execute
 - Commit quanta in a deterministic order

- quanta are implicit transactions
- commit quanta in deterministic order





- quanta are implicit transactions
- commit quanta in deterministic order



- quanta are implicit transactions
- commit quanta in deterministic order



- quanta are implicit transactions
- commit quanta in deterministic order
- rollback+restart on conflicts
DMP-TM



- quanta are implicit transactions
- commit quanta in deterministic order
- rollback+restart on conflicts

DMP-TM



- quanta are implicit transactions
- commit quanta in deterministic order
- rollback+restart on conflicts
- leverage (best effort) HTM support

DMP-TM



- quanta are implicit transactions
- commit quanta in deterministic order
- rollback+restart on conflicts
- leverage (best effort) HTM support
- functionally equivalent to DMP-Serial







rollbacks

 can use relaxed conflict detection like TLS & other TLS tricks like forwarding





rollbacks

 can use relaxed conflict detection like TLS & other TLS tricks like forwarding

commit

 lots of TM techniques to make commit fast





rollbacks

 can use relaxed conflict detection like TLS & other TLS tricks like forwarding

commit

 lots of TM techniques to make commit fast

imbalance

better quantum formation

time \rightarrow

DMP-O and DMP-TM Evaluation

(HW version)



DMP-O and DMP-TM Evaluation

(HW version)



DMP-O and DMP-TM Evaluation

(HW version)





isolation is sufficient for determinism



isolation is sufficient for determinism



isolation is sufficient for determinism



isolation is sufficient for determinism



heard that before? :)





heard that before? :)





heard that before? :)





heard that before? :)





heard that before? :)



parallel mode: buffer all
stores (no communication)
commit mode:
deterministically publish
buffers



heard that before? :)



parallel mode: buffer all
stores (no communication)
commit mode:
deterministically publish
buffers



heard that before? :)



parallel mode: buffer all
stores (no communication)
commit mode:
 deterministically publish
 buffers

serial mode: for atomic ops

time \rightarrow

heard that before? :)



parallel mode: buffer all
stores (no communication)
commit mode:
 deterministically publish
 buffers
serial mode: for atomic ops



heard that before? :)



parallel mode: buffer all
stores (no communication)
commit mode:
 deterministically publish
 buffers

serial mode: for atomic ops









parallel mode (isolated threads)





parallel mode (isolated threads)
+
commit mode (logically serial)





parallel mode (isolated threads)
+
commit mode (logically serial)
+
serial mode (like DMP-Serial)





parallel mode (isolated threads) + commit mode (logically serial) + serial mode (like DMP-Serial)

determinism — not guaranteed to be SC





serial mode





serial mode imbalance

time \rightarrow



serial mode imbalance



DMP-B Evaluation (1/2)

- C/C++ compiler pass for LLVM
 - yes, the previous results were for a HW-implementation... sorry
- Runtime library that replaces pthreads library, schedules threads and tracks inter-thread communication
- Intel 8-core 2.4GHz Xeon with 10GB RAM, 64-bit Ubuntu 8.10
- SPLASH2 and PARSEC

DMP-B Evaluation (2/2)



DMP-B Evaluation (2/2)


DMP-B Evaluation (2/2)



• Any deterministic policy will work

- Any deterministic policy will work
- •We want quanta that are free of communication
 - no communication \rightarrow no serialization, no rollbacks

- Any deterministic policy will work
- •We want quanta that are free of communication
 - no communication \rightarrow no serialization, no rollbacks

Leverage

- synchronization: end quantum at release points
- sharing: end quantum after bursty shared accesses
- program structure (backedges, syscalls, etc...)



PERFORMANCE/





PERFORMANCE/ SCALABILITY

DMP-Serial DMP-O DMP-B DMP-HB DMP-TM DMP-TMFwd

COMPLEXITY \neg

DMP-* Tradeoffs



COMPLEXITY \rightarrow

DMP-* Tradeoffs



DMP-* Tradeoffs



Performance Summary

- DMP-O: Low overheads, ok (not great) scalability
- DMP-B: More overheads, good scalability
- DMP-TM: Even more overheads, great scalability (tricks)
- Exacerbates inherent lack of scalability of applications
 - Relaxing memory ordering helps a **lot**, even more so than in nondet MPs
- Implementations:
 - HW implementation: ~5% to 50%
 - Compiler implementation: 2x to 3x (instrumentation cost)
 - OS (paging tricks): 0% to 10x (false sharing at page granularity)

In case you want to learn more...

• DMP:

- "Deterministic Shared Memory Multiprocessing", ASPLOS'09, IEEE Micro Top Picks
- "CoreDet: A Compiler and Runtime System for Deterministic Multithreaded Execution", ASPLOS'10
- "Deterministic Process Groups in dOS", OSDI'10
- "RCDC: A Relaxed Consistency Deterministic Computer", ASPLOS'11

FailStop Races:

- "A Case for System Support for Concurrency Exceptions", Usenix HotPar'09
- "Conflict Exceptions", ISCA'10



Determinism and Fail-stop Races for Sane Multiprocessing

Luis Ceze, University of Washington



Safe MultiProcessing Architectures at the University of Washington



DMP-TSO breaking SCThread IThread 2

Dekker's Algorithm (there is a data race)

DMP-TSO breaking SC Thread I

buffer[A] = 1
if (B == 0)
...
A = buffer[A]

Thread 2



This is deterministic ...



But data race free programs are sequentially consistent (required by C++ and Java memory models)













e















- Dynamically detect patterns of buggy interleavings
- •Steer the execution away from possibly bad interleavings

What about performance? :)

- DMP-O: Low overheads, ok (not great) scalability
- DMP-B: More overheads, good scalability
- DMP-TM: Even more overheads, great scalability (tricks)
- Exacerbates inherent lack of scalability of apps
 - relaxing memory model helps a lot, even more so than in nondet MPs

- HW implementation: ~5% to 50%
- Compiler implementation: 2x to 3x (instrumentation cost)
- •OS (paging): 0% to 10x (false sharing at page gran.)

Ongoing DMP Research

- Support for program instrumentation robustness
 - need to make sure behavior stays the same
- Improving scalability
 - more memory model experiments
- Testing
- Applications to *distributed systems*

Related work

Approach	Project(s)
Record+Replay	FDR [Xu, ISCA '03] ReRun [Hower, ISCA '08] Capo [Montesinos, ASPLOS '09]
Limited Determinism	Kendo [Olszewski, ASPLOS '09] Grace [Berger, OOPSLA '09]
Systems Issues	dOS [Bergan, OSDI '10] Determinator [Aviram, OSDI '10] [Cui, OSDI '10]
Deterministic Languages	NESL, JADE CILK, ORCS, DPJ

Corensic DMP Hypervisor.

Or how about Making Errors Failstop? [ISCA'10] Fail-Stop Semantics for Data-Races

Semantics are clear and simple

Better data-race debugging

Safety: races can't cause problems

When a data-race occurs, throw an exception

The Guarantee:

Exception-Thrown? There was a data-race. Exception-Free? Sequential Consistency.

CoreDet: Compiler and Runtime System

[ASPLOS'10]

- An implementation of DMP in software
 - DMP-Ownership: simple, reasonable overheads, but poor scalability
- Our goal with this implementation: preserve scalability
- New DMP technique: DMP-Buffering
 - better scalability, but more overheads
 - no speculation (easier to implement than DMP-TM)
 - key insight: relaxed memory consistency (specifically, TSO)
 - yes, deterministic relaxed consistency :)

DMP-Buffering



Parallel mode: buffer stores locally

• ends at synchronization (atomic ops and fences), and quantum boundaries

Commit mode: publish local store buffers

- happens semantically in serial for determinism
- executes in parallel for performance

Serial mode: used for synchronization (*e.g.* atomic ops)

CoreDet: Implementation

A compiler

- instruments the code with calls to the runtime
- static optimizations to remove instrumentation

A runtime library

- scheduling threads
- tracks inter-thread communication
- deterministic wrappers for: pthreads, malloc, etc...


From Interleavings To Communication



<u>*http://www.availabilitydigest.com/private/0203/northeast_blackout.pdf</u>

From Interleavings To Communication



<u>*http://www.availabilitydigest.com/private/0203/northeast_blackout.pdf</u>

From Interleavings To Communication



<u>*http://www.availabilitydigest.com/private/0203/northeast_blackout.pdf</u>













Debugging With Communication Graphs From 10,000'

1. Collect communication graphs, and label them as Buggy or Correct



Debugging With Communication Graphs From 10,000'

1. Collect communication graphs, and label them as Buggy or Correct

2. Identify edges in Buggy graphs, but not in Correct graphs

Debugging With Communication Graphs From 10,000'

1. Collect communication graphs, and label them as Buggy or Correct

2. Identify edges in Buggy graphs, but not in Correct graphs

3. Inspect code involved in Buggyonly edges



System Design Requirements



Graphs Must Encode Enough Information to Identify Buggy Communication



Graph Collection Must be Cheap



Debugging Must Be Simple



A More Interesting Example





A More Interesting Example





Multi-Variable Atomicity Violation can result in reads of inconsistent str and len

Communication Alone Is Insufficient



Communication Alone Is Insufficient



Communication Alone Is Insufficient



There is no edge in the Buggy graph that isn't in the Correct graph!





These writes should not be interleaved...





These writes should not be interleaved...

...so these instructions should be ordered before, or after both writes





These writes should not be interleaved...

...so these instructions should be ordered before, or after both writes





These writes should not be interleaved...

...so these instructions should be *ordered* before, or after *both* writes

Communication graphs do not encode *relative ordering* of communications





These writes should not be interleaved...

...so these instructions should be ordered before, or after both writes

Communication graphs do not encode *relative ordering* of communications





Communication Context is a short history of preceding communication events added to each node

These writes should not be interleaved...



Context encodes ordering amongst communication events, enabling more general bug detection

relative ordering of communications

Communication Context is a short history of preceding communication events added to each node
























Context-Aware Communication Graphs



Luis Ceze - Determinism and Fail-Stop Races, NWCPP Jan 2011. Sampoa

Context-Aware Communication Graphs





Starting with a bug report or buggy behavior...

Bug #20677	Race condition betwe
Submitted:	24 Jun 2006 19:28
Reporter:	Kristian Nielsen
Status:	Verified
Category:	Server: ClusterRep
Version:	mysql-5.1
Assigned to:	
Tags:	5.1.12
Triage:	Triaged: D1 (Critical)
Files Develop	er Edit Submission

Starting with a bug report or buggy behavior...

Bug #20677	Race condition betwe
Submitted:	24 Jun 2006 19:28
Reporter:	Kristian Nielsen
Status:	Verified
Category:	Server: ClusterRep
Version:	mysql-5.1
Assigned to:	
Tags:	5.1.12
Triage:	Triaged: D1 (Critical)
Files Develop	er Edit Cubmission

...collect graphs from many runs, labeling as buggy or correct





Starting with a bug report or buggy behavior...

Bug #20677	Race condition betwe
Submitted:	24 Jun 2006 19:28
Reporter:	Kristian Nielsen
Status:	Verified
Category:	Server: ClusterRep
Version:	mysql-5.1
Assigned to:	
Tags:	5.1.12
Triage:	Triaged: D1 (Critical)
Files Develop	or Edit Cubmission

...collect graphs from many runs, labeling as buggy or correct

Find edges in any buggy graph, and in no correct graph







Starting with a bug report or buggy behavior...

Bug #20677	Race condition betwe	
Submitted:	24 Jun 2006 19:28	
Reporter:	Kristian Nielsen	
Status:	Verified	
Category:	Server: ClusterRep	
Version:	mysql-5.1	
Assigned to:		
Tags:	5.1.12	
Triage:	Triaged: D1 (Critical)	
Files Developer Edit Cubmission		

...collect graphs from many runs, labeling as buggy or correct

Find edges in any buggy graph, and in no correct graph





Rank the resulting edges, giving high rank to:

- •Rare communication events
- Communication in a rare context

The Bugs-As-Anomalies Hypothesis: Programs usually work correctly, hence bugs are anomalies

The Bugs-As-Anomalies Hypothesis: Programs usually work correctly, hence bugs are anomalies

By looking for anomalies, we are likely to find bugs



The Bugs-As-Anomalies Hypothesis: Programs usually work correctly, hence bugs are anomalies

By looking for anomalies, we are likely to find bugs



The Bugs-As-Anomalies Hypothesis: Programs usually work correctly, hence bugs are anomalies

By looking for anomalies, we are likely to find bugs

Likely bugs are low-frequency communication events



The Bugs-As-Anomalies Hypothesis: Programs usually work correctly, hence bugs are anomalies

By looking for anomalies, we are likely to find bugs

Likely bugs are low-frequency communication events

Fully Automatic Detection - No labeling required



Bug Detection Capability


























































Luis Ceze - Determinism and Fail-Stop Races, NWCPP Jan 2011. Sampa



Dekker's Algorithm (no data race)







Data race free programs are sequentially consistent (required by C++ and Java memory models)