HOME       UP       PREV       NEXT (Channel Communications)  

Motivations to do better.

Verilog and VHDL have allowed vast ASICs to be designed, so in some sense they are successful. But improved languages are needed to meet the following EDA aims:


20: (C) 2008-13, DJ Greaves, University of Cambridge, Computer Laboratory.