How to generate clock enable conditions ?
A clock is `needed' if any register will change on a clock edge.
Need to be sure there are no `oscillating' stages or else know their settling time.
Save further power: shortly we look at dynamic frequency and voltage scaling.