Introducing a pipeline stage increases latency but also the maximum clock frequency.
Pipelining introduces new state but does not require existing state flip-flops to change meaning.
