Testbenches commonly uses delays:
// Typical RTL testbench contents: reg clk, reset; initial begin clk=0; forever #5 clk = !clk; end // Clock source 100 MHz initial begin reset = 1; # 125 reset = 0; end // Power-on reset generator