

In class 5 we look at bus mastering: multiple bus masters on a single bus.

We consider both TLM-like form and RTL-like forms.

The new material in this class is the bus arbiter.

This prepares the ground for possible future classes 6 and 7 where we build up
some network on chip examples....

