HOME       UP       PREV       FURTHER NOTES       NEXT (Higher-level: Behavioural or Logical ?)  

High-Level Synthesis

Manual RTL design expression needs

Performing a Time for Space re-folding (i.e. doing the same job with more/less silicon over less/more time) requires a complete redesign at this level!

Optimising schedules in terms of memory port and ALU uses ? Pen and paper?

Can we do better ? Want to use High-Level Synthesis.

4: (C) 2008-11, DJ Greaves, University of Cambridge, Computer Laboratory.