A clock-domain-crossing bridge is needed between clock domains. Like
The basic techniques are the same whether implemented as part of a SoC bus bridge or inside an IP block (e.g. network receive front end to network core logic).
Design principle:
| Receiver side RTL: input clk; // receiving domain clock input [31..0] data; input req; output reg ack; |
100 percent utilisation impossible.