HOME       UP       PREV       NEXT (Dymanic RAM : DRAM)  

Other on-chip busses.

The AMBA AHB bus from ARM Cambridge was widely used: but is quite complex and has no temporal decoupling.

The BVCI supports temporal decoupling, but requests and responses must not overtake: hence it can cross clock domains and tolerate pipeline stages.

The ARM AXI bus includes tags on each operation for request/response association: hence it is suitable for pipelined, on-chip networks.

The Wishbone bus and IBM CoreConnect bus: used by various public domain IP bocks and various designs (e.g. RTL OR1K). »Wikipedia Wishbone »Core Connect

»GreenSocs "The GreenSocs mission is to enable the ESL community to quickly develop models and tools that can be used together with independence of vendor (whether the vendor is of models or tools). Our scope includes everything from package management for ESL, simple IP blocks, integrations with scripting tools and of course interfaces."

15: (C) 2008-11, DJ Greaves, University of Cambridge, Computer Laboratory.