reg q; input set, clear; always @(posedge set) q = 1; always @(posedge clear) q = 0;
Here a variable is updated by more than one thread.
This component is commonly used in phase-locked loops. It can be modelled in Verilog, but is not supported for Verilog synthesis.