HOME   PREV   NEXT (Synthesis from Logical Specifications)

Behavioural Summary

Logic synthesisers cannot synthesise into hardware the full set of constructs of a general programming language. There are inevitable problems with:

Generating good hardware requires global optimisation of the major resources (ALUs, Multipliers and Memory Ports) and hence automatic time/space folding.

New techniques are needed that note that wiring is a dominant power consumer in today's ASICs