Programmed I/O to pin-level PIO register,
Programmed I/O to FIFOs,
Interrupts (hardwired or dynamically dispatched),
Packet channel mapped into register file,
DMA,
Psudo-DMA (processor generates addresses only.